

Comparative Analysis of Different Modulation Techniques for Multi Level Diode Clamped Inverter with Boost Converter

VNSR. Murthy^{*}, A. Pandian^{**} and M. Venu Gopalrao^{***}

Abstract: Now a days a Diode clamped inverter topologies are used as static VAR compensators, high voltage grid interconnections and variable speed motor drives. The objective of this paper is to balance DC link capacitor voltages and to test five level diode clamped inverter using different modulation techniques. In this paper capacitor voltage balancing is performed by a three level boost converter connected to the inner two capacitors and an additional balancing circuit is used to balance the other two capacitors and also five level diode clamped inverter is tested by using different pulse width modulation techniques. The results obtained from the MATLAB/SIMULINK is tabulated to compare the total Harmonic Distortion (THD) for different modulation techniques.

Keywords: Five level Diode Clamped Inverter, Capacitor Voltage balancing, Three level boost converter, Modulation Index, Total Harmonic Distortion (THD).

1. INTRODUCTION

In recent years industries are demanding higher power devices operated at higher power levels. Today the connecting a single power Semi conducting device to medium voltage grid is complicated. To address the above mentioned issue multilevel inverters is emerged as an important alternative in high power and medium voltage control. There are three multi level inverter topologies among them diode clamped inverter is extensively used by many researchers. The main advantage of multilevel inverter is to increase the power rating, lower harmonics and synthesized sinusoidal output waveform.

In [1], the effectiveness of various algorithms applied to a five level diode clamped inverter is discussed in terms of Total Harmonic Distortion (THD). Nabae and Takahashi [2] introduce design analysis and control of a neutral point clamped Pulse Width modulation inverter. He also discusses that the main problem in Diode Clamped Inverter is to balance the inner dc link capacitor voltage. Yuan and Barbi [3] propose a new diode clamped multilevel inverter in this new topology not only the main switches are clamped by the clamping diodes, the clamping diodes are also clamped mutually by themselves.

Peng et. al., [4] propose a new self balancing generalized multilevel topology. All the conventional diode clamped, capacitor clamped multilevel inverters are derived from this generalized topology. Chiasson and Knzie [5] designed a new control technique using resultant theory which can compute switching angle to produce required fundamental voltage. It also cancels out the higher order harmonics. Gui-Jia Su et. al., [6] present a new class of multilevel inverters with multilevel DC links and a bridge inverter to reduce the number of switches, clamping diodes, or capacitors.

Tolbert and Peng [7] propose a multilevel pulse width modulation technique with low modulation index. These novel carrier-based switching strategies can be used to enable better switch utilization in multilevel

* Research Scholar, EEE Dept, KL Univesity , Vijayawada. Email: vnsrmurthy@gmail.com

** Professor, EEE Dept, KL Univesity , Vijayawada

*** HOD & Professor, EEE Dept, PV Siddartha Engg College, Vijayawada

inverters. Holmes et. al., [8] present a general solution to various carrier based PWM methods for better harmonic cancellation.

This paper is organized as Section II gives the detailed explanation and operation of five level Diode clamped inverter. Section III discusses various types of carrier based modulation techniques. Section IV deals with the MATLAB/ Simulink results with the quantitative analysis by considering some of the performance evaluators. Finally Section V gives conclusion.

2. FIVE LEVEL DIODE CLAMPED INVERTER

The importance of multilevel inverters has been increased since last few decades. These new types of inverters are suitable for high voltage and high power application due to their ability to synthesize waveforms with better harmonic spectrum and with less Total Harmonic Distortion (THD). Numerous topologies have been introduced and widely studied for utility of non-conventional sources and also for drive applications. Amongst these topologies, the multilevel cascaded inverter was introduced in Static VAR compensation and in drive systems.

Diode-clamped multilevel inverters use $(m-1)$ clamped diodes and dc capacitors in order to generate ac voltage. This inverter is manufactured in 3, 4 and 5- level structures[1]. A typical five level inverter topology is shown in Figure 1. Here for each leg there are four positive thyristors and four negative thyristors. These positive and negative thyristors are controlled using a opposite polarity PWM signal.

Table 1 lists the output voltage levels possible for one phase of the inverter with the negative dc rail voltage V_0 as a reference. State condition 1 means the switch is on, and 0 means the switch is off[2]. Each phase has five complementary switch pairs such that turning on one of the switches of the pair require that the other complementary switch be turned off. The complementary switch pairs for phase leg A are (S_{a1}, S'_{a1}) , (S_{a2}, S'_{a2}) , (S_{a3}, S'_{a3}) , and (S_{a4}, S'_{a4}) . Table 1 also shows that in a diode-clamped inverter, the switches that are on for a particular phase leg is always adjacent and in series.




Figure 1: Schematic diagram for five level diode clamped inverter (FLDCI)

The following are the some advantages and disadvantages of the DCMLI:

Advantages:

1. As the number of levels increases the harmonic content of the output waveform decreases the filter size.

Table 1
Voltage Levels and Switching States For FLDCI

Voltage V_0	SWITCH STATE							
	S_{a1}	S_{a2}	S_{a3}	S_{a4}	S'_{a1}	S'_{a2}	S'_{a3}	S'_{a4}
$V_4 = 4V_{dc}$	1	1	1	1	0	0	0	0
$V_3 = 3V_{dc}$	0	1	1	1	1	0	0	0
$V_2 = 2V_{dc}$	0	0	1	1	1	1	0	0
$V_1 = V_{dc}$	0	0	0	1	1	1	1	0
$V_0 = 0$	0	0	0	0	1	1	1	1

2. Lower switching losses due to the devices being switched at the fundamental frequency without increasing the harmonic content in the output.
3. Reactive power flow can be controlled, as this does not cause unbalance in the capacitor voltages.
4. Fast dynamic response.
5. Back to back operation is possible.

Disadvantages:

1. High number of clamping diodes is required as the number of levels increase.
2. Active power transfer causes unbalance in the DC bus capacitors, this complicates the control of the system[4].

Figure 2 shows one of the three line-line voltage waveforms for a five-level DCMLI. The line voltage V_{ab} consists of a phase-leg a voltage and a phase-leg b voltage. The resulting line voltage is a 9-level staircase waveform. This means that an m -level diode-clamped inverter has an m -level output phase voltage and a $(2m-1)$ -level output line voltage [5].




Figure 2: Line voltage wave form for FLDCI

3. TYPES OF CARRIER BASED MODULATION TECHNIQUES

According to the carrier and the modulating signal Sinusoidal PWM is classified into various types. They are given as below[6].

- A. Phase Opposition Disposition (POD) PWM
- B. Phase Disposition (PD) PWM

- C. Alternative Phase Opposition Disposition (APOD) PWM
- D. Carrier Overlapping (CO) PWM
- E. Phase Shifting (PS) PWM
- F. Inverted Sine (IS) PWM
- G. Variable Frequency (VF) PWM

4. MATLAB/ SIMULINK RESULTS AND DISCUSSION

In this paper a five level diode clamped inverter is modeled using MATLAB/ Simulink along with the three level boost converter to balance the dc link capacitors. Here a separate technique is employed to control the inner dc link capacitors and outer dc link capacitors.

The inner two capacitors are controlled using a three level boost converter and the outer two capacitors are controlled using generalized method by taking the voltage across inner capacitors as reference. The detailed MATLAB/ Simulink model for a Three phase five level diode clamped inverter with three level boost circuit is shown in Figure 10.

Simulation studies are performed by using MATLAB/SIMULINK to verify the proposed multi carrier based PWM strategies for three phase five level diode clamped inverter with three level boost circuit for various values of m_a ranging from 0.6 – 1 and corresponding %THD values are measured using FFT block and they are shown in Table 2. Table 3 shows the VRMS of fundamental of inverter output for the same modulation indices.

Figures 11-22 show the simulated output voltages, currents of chosen FCMLI and the corresponding FFT plots with different strategies but only for one sample. Figure 11 shows the five level output voltage, current generated by PDPWM strategy and its FFT plot is shown in Figure 12. By observing the THD




Figure 3: MATLAB/ Simulink model for three phase FLDCI using three level boost circuit

wave forms of different modulation techniques in Figure 20 the ISPWM produce significant energy for 7th, 9th, 11th, 13th harmonics.

The following parameter values are used for simulation:

$$V_{IN} = 165 \text{ V}, f_c = 6000 \text{ Hz and } R (\text{load}) = 150 \text{ ohms}$$




Figure 4: Wave forms for PODPWM




Figure 5: Waveforms for PDPWM

Tables 4 and 5 gives the Form Factor (FF) and Crest Factor (CF) corresponding to the output wave for m for three phase five level diode clamped inverter with three level boost circuit.




Figure 6: Waveform for APODPWM




Figure 7: Waveform for COPWM

Table 2
% Total Harmonic Distortion (% THD)

<i>ma</i>	<i>PD</i> <i>PWM</i>	<i>POD</i> <i>PWM</i>	<i>APOD</i> <i>PWM</i>	<i>CO</i> <i>PWM</i>	<i>VF</i> <i>PWM</i>	<i>IS</i> <i>PWM</i>
1	27.09	26.96	27.07	32.35	26.95	31.40
0.9	33.63	33.55	33.66	37.49	33.57	37.51
0.8	38.52	38.47	38.5	42.5	38.24	41.3
0.7	41.86	41.84	41.84	47.39	41.98	45.14
0.6	44.36	44.37	44.49	53.53	44.20	50.08




Figure 8: Waveforms for ISPWM




Figure 9: Waveform for VFPWM

Table 3
Output Voltage (V_{RMS})

ma	<i>PD</i> <i>PWM</i>	<i>POD</i> <i>PWM</i>	<i>APOD</i> <i>PWM</i>	<i>CO</i> <i>PWM</i>	<i>VF</i> <i>PWM</i>	<i>IS</i> <i>PWM</i>
1	116.7	116.7	116.8	125.8	116.5	114
0.9	104.6	104.7	104.5	117.2	104.4	102.7
0.8	92.52	92.55	92.53	108.2	92.37	93.2
0.7	80.67	80.58	80.64	99.07	80.78	83.26
0.6	68.87	68.72	69.03	89.13	68.88	71.54

5. CONCLUSION

A three phase five level Diode Clamped inverter with three level boost circuit is employed and the performance indices are calculated for various modulation techniques with a single reference waveform. From all the comparisons it is observed that the inverter with VFPWM will have lower harmonic factor for all modulation index. The inverter with COPWM is performed better in terms of getting greater fundamental RMS output voltage when compared to the other techniques.

In the near future the work can be extended as follows:

1. Three phase five level inverter can be extended to operate for multiple numbers of phases which can facilitate to run the drive system with higher order motors.
2. The dc link capacitors of a Three phase five level inverter can be balanced by using advanced techniques.

References

1. S. Sunisith, K. S. Mann and Janardhan Rao, "Effective Algorithm for Reducing DC Link Neutral Point Voltage and Total Harmonic Distortion for Five Level Inverter" *International Electrical Engineering Journal*, Vol. 5, No. 11, pp. 1613-1618, 2014.
2. Nabae, A., Takahashi, I., and Akagi, H., 1981, "A New Neutral-point Clamped PWM inverter," *IEEE Trans. Ind. Applications.*, 17(1A), pp. 518-523.
3. Yuan, X., and Ivo Barbi, 2000, "Fundamentals of a New Diode Clamping Multilevel Inverter," *IEEE Trans. Power Electron.* 15(4), pp. 711-718.
4. Peng, F.Z., 2001, "A Generalized Multilevel Inverter Topology with Self Voltage Balancing," *IEEE Trans. Ind. Applications.*, 37(2), pp. 611-618.
5. Chiasson, J.N., Tolbert, L.M., and McKenzie, K.J., 2003, "Control of a multilevel Converter Using Resultant Theory," *IEEE Trans. Control Systems Tech.*, 11(3), pp. 345-354.
6. Gui-Jia Su, 2005, "Multilevel DC-Link Inverter," *IEEE Trans. Ind. Applications.*, 41(3), pp. 848-854.
7. Tolbert, L.M., Peng, F.Z., and Habetler, T.G., 2000, "Multilevel PWM Methods at Low Modulation Indices," *IEEE Trans. Power Electron.*, 15(4), pp. 719-725
8. Holmes, D.G., and Lipo, T.A., 2003, *Pulse Width Modulation for Power Converters Principles and Practice*. Hoboken, NJ: Wiley.