

Modified Nine Level Inverter with Reduced Number of Switches

Thiyagarajan V.* and Somasundaram P.**

Abstract : Multilevel inverters are used in high power and medium voltage applications as it offers less distortion and electro-magnetic interference. This paper proposed a new symmetric multilevel inverter with reduced number of switches and DC voltage sources. The proposed inverter topology produces nine level output voltage waveform using two DC sources and seven switches. The advantage of this topology is it reduces the size and cost as it uses minimum number of components. The proposed inverter is simulated using MATLAB/Simulink software. It is analysed for different switching angle calculation methods and the results are presented.

Keywords : Multilevel inverter; PWM; THD; H-bridge; Symmetric.

1. INTRODUCTION

Multilevel inverters has been introduced in 1975 [1]. The multilevel inverters uses power switches with several DC voltage sources. The multilevel inverters are grouped into two categories, namely, symmetric and asymmetric multilevel inverters. In symmetric, the magnitude of all DC voltage sources are same. However, in asymmetric, it is different. The DC voltage sources may be renewable energy resources, capacitors or batteries. Multilevel inverters has various advantages such as low distortion, high power quality, low dv/dt stress and minimum switching losses [2]. The major drawback of the multilevel inverter is it requires greater number of power semiconductor switches to achieve higher number of output voltage levels. Consequently, it also increases the number gate driver circuits. The multilevel inverter was started with three-level inverter topology and then several topologies have been developed in recent years. The most popular topologies of multilevel inverters are diode-clamped, flying capacitor and cascaded H-bridge inverters[3-5]. Nowadays, many researchers has focused on developing new topologies of multilevel inverters and modified pulse width modulation (PWM) techniques.

The Ref. [6-11] presented different PWM techniques based multilevel inverters. The different PWM techniques used for multilevel inverters are carrier based pulse-width modulation (PWM) [6], space vector modulation (SVM) [7], staircase modulation (SM) [8], selective harmonic elimination pulse width modulation (SHE-PWM) [9] and selective harmonic mitigation PWM (SHM-PWM) [10,11].

The Ref. [12-15] proposed different topologies of multilevel inverter. A symmetric five level inverter has been presented in [12]. This topology uses two DC voltage sources and eight switches to generate five level output. The main drawback of this topology is it has not been extended to higher voltage levels. Another type of multilevel inverter is proposed in [13]. This topology produces multilevel output voltage by using the series and parallel connection the DC voltage sources. This topology lowers the number of power switches compared with the cascaded H-bridge inverter. In [14], sub-multilevel inverter units are connected in series to achieve multilevel output. This inverter can be used as symmetric and asymmetric

* Department of EEE SSN College of Engineering Chennai, India *E-Mail: thiyagarajanv@ssn.edu.in*

** Department of EEE CEG, Anna University Chennai, India

modes. Three different algorithms has been proposed for the determination of magnitudes of DC voltage sources. This topology uses fewer switches and gate driver circuits but the major drawback is it require multiple DC sources and high peak inverse voltage. A symmetric multilevel inverter consists of isolated DC voltage sources is presented in [15]. In this topology, the DC sources are alternately connected in opposite polarities through power switches. However, the maximum number of output levels depends on the number of sources.

This paper proposes a modified symmetric nine level inverter with reduced number of switches. The proposed multilevel inverter uses two DC voltage sources, three main switches and four switches for full bridge inverter. Section I explains the modes of operation of the proposed nine level inverter. The different methods of calculating the switching angles are given in Section III. The simulation results obtained using MATLAB/Simulink are presented in Section-IV.

2. PROPOSED MULTILEVEL INVERTER

The proposed nine level inverter is shown in Fig. 1. It consists of two DC voltage sources, three main switches and four switches of full bridge inverter. The proposed inverter consists of two parts: level creator part and polarity changing part. The function of level creator part is to generate different output voltage levels in same direction. The direction of this output is changed by the polarity changing part. Here, full bridge inverter is acted as a polarity changer. The MOSFETs are used as main switches.




Figure 1: Proposed Nine-level Inverter

The switching states for the proposed nine level symmetrical inverter is given in Table 1.

3. CALCULATION OF SWITCHING ANGLES

The switching angles corresponding to the period 0 to $\pi/2$ are called as main switching angles. For nine level inverter, there are four main switching angles given by θ_1 , θ_2 , θ_3 and θ_4 . The other switching angles are easily obtained using the following relations[16].

1. For the time period 0 to $\pi/2 = \theta_1, \theta_2, \theta_3$ and θ_4 .
2. For the time period $\pi/2$ to $\pi = \pi - \theta_1, \pi - \theta_2, \pi - \theta_3$ and $\pi - \theta_4$.
3. For the time period π to $3\pi/2 = \pi + \theta_1, \pi + \theta_2, \pi + \theta_3$ and $\pi + \theta_4$.
4. For the time period $3\pi/2$ to $2\pi = 2\pi - \theta_1, 2\pi - \theta_2, 2\pi - \theta_3$ and $2\pi - \theta_4$.

Table 1
Switching states

| Voltage | S_1 | S_2 | S_3 | S_4 | S_5 | S_6 | S_7 |
|-------------|-------|-------|-------|-------|-------|-------|-------|
| $2V_{dc}$ | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| $3V_{dc}/2$ | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| V_{dc} | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| $V_{dc}/2$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| $-V_{dc}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| $-2V_{dc}$ | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| $-3V_{dc}$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| $-4V_{dc}$ | 0 | 1 | 1 | 0 | 1 | 0 | 1 |

The switching angles of proposed nine level inverter is shown in Fig. 2. The different methods used to calculate the four main switching angles of the proposed nine level inverter are given below[16].




Figure 2: Nine Level output waveform

Method – 1

$$\theta_j = \frac{1}{2} \sin^{-1} \left(\frac{2j-1}{n-1} \right)$$

where,

$$j = 1, 2, 3 \text{ and } 4$$

Method – 2

$$\theta_j = j \frac{180^\circ}{n}$$

where,

$$j = 1, 2, 3 \text{ and } 4$$

Method – 3 $\theta_j = j \frac{180^\circ}{n+1}$



where, $j = 1, 2, 3$ and 4

Method – 4 $\theta_j = \sin^{-1}\left(\frac{2j-1}{n-1}\right)$

where, $j = 1, 2, 3$ and 4

The output voltage of the proposed nine level inverter is shown in Fig. 2.

The switching pulses obtained using the different methods are shown in Fig. 3.









Figure 3 : Switching Pulses (a) Method – 1 (b) Method – 2 (c) Method – 3 and (d) Method – 4

4. SIMULATION RESULTS

The simulation results of the proposed nine level inverter are presented in this section. The proposed inverter consists of two DC voltage sources of values $V_1 = V_2 = 100$ V. The output voltage obtained for different switching methods of the proposed inverter are shown in Fig. 4. It is observed that the maximum voltage is obtained as 200 V (*i.e.*, $V_1 + V_2$) for all methods.

The result shows that the output voltage of the inverter is the staircase waveform. Fig. 5 shows the FFT analysis of the output voltage waveform for different switching techniques. The result shows that the harmonic content of the output voltage waveform for the switching method - 4 is less when compared with the other methods and the results are compared in Table 2.







Figure 4: Output Voltage (a) Method - 1 (b) Method - 2 (c) Method -3 and (d) Method - 4

Table 2
Comparison of Total Harmonic Distortion

| Method | THD (%) |
|------------|---------|
| Method - 1 | 21.60 |
| Method - 2 | 25.79 |
| Method - 3 | 22.04 |
| Method - 4 | 9.29 |

5. CONCLUSION

This paper proposed a new nine level inverter with the reduced number of switches. The main advantage of this inverter topology is it uses only two DC voltage sources to achieve nine level output voltage as compared with other conventional topologies. The four different methods are presented to calculate the switching angles. The proposed inverter is simulated for these four different methods and the results are presented. The result shows that the method - 4 achieves less THD compared with other methods. The number of level creator part can be added in series to increase the output voltage levels.






Figure 5: FFT Analysis (a) Method - 1 (b) Method - 2 (c) Method - 3 and (d) Method - 4

6. REFERENCES

1. R. H. Baker and L. H. Bannister, "Electric Power Converter," U.S. Patent 3 867 643, Feb. 1975.
2. K. Ding, K. W. E. Cheng, and Y. P. Zou, "Analysis, of an asymmetric modulation methods for cascaded multilevel inverters," *IET Power Electron.*, vol. 5, no. 1, pp. 74–85, Jan. 2012.
3. J. Napoles, A. J. Watson, and J. J. Padilla, "Selective harmonic mitigation technique for cascaded H-bridge converter with nonequal dc link voltages," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1963–1971, May 2013.
4. A. Moeini, H. Iman-Eini and M. Bakhshizadeh, "Selective harmonic mitigation-pulse-width modulation technique with variable DC-link voltages in single and three-phase cascaded H-bridge inverters," in *IET Power Electronics*, vol. 7, no. 4, pp. 924-932, April 2014.
5. A. A. Boora, A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Voltage sharing converter to supply single-phase asymmetric four-level diode clamped inverter with high power factor loads," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2507–2520, Oct. 2010.
6. M. Ma, L. Hu, A. Chen and X. He, "Reconfiguration of Carrier-Based Modulation Strategy for Fault Tolerant Multilevel Inverters," in *IEEE Transactions on Power Electronics*, vol. 22, no. 5, pp. 2050-2060, Sept. 2007.
7. Yao, W., Hu, H., Lu, Z.: 'Comparisons of space-vector modulation and carrier-based modulation of multilevel inverter', *IEEE Trans. Power Electron.*, 2008, 23, (1), pp. 2050–2060.
8. Liu, Y., Hong, H., Huang, A.Q.: 'Real time calculation of switching angles minimizing THD for multilevel inverters with step modulation', *IEEE Trans. Ind. Electron.*, 2009, 56, (2), pp. 285–293.
9. Fei, W., Du, X., Wu, B.: 'A generalized half wave symmetry SHE-PWM formulation for multilevel voltage inverters', *IEEE Trans. Ind. Electron.*, 2010, 57, (9), pp. 3030–3038.
10. Marzoughi, A., Imaneni, H., Moeini, A.: 'An optimal selective harmonic mitigation technique for high power converters', *Int. J. Electr. Power Energy Syst.*, 2013, 49, pp. 34–39.
11. Napoles, J., Watson, A.J., Padilla, J.J., et al.: 'Selective harmonic mitigation technique for cascaded H-bridge converters with nonequal DC link voltages', *IEEE Trans. Ind. Electron.*, 2013, 60, (5), pp. 1963–1971.
12. D. A. Ruiz-Caballero, R. M. Ramos-Astudillo, S. A. Mussa and M. L. Heldwein, "Symmetrical Hybrid Multilevel DC–AC Converters With Reduced Number of Insulated DC Supplies," in *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2307-2314, July 2010.
13. Y. Hinago and H. Koizumi, "A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources," in *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2643-2650, Aug. 2010.
14. E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches", *Energy Conversion and Management*, Vol. 50, 2761-2767, 2009.
15. K. K. Gupta and S. Jain, "Multilevel inverter topology based on series connected switched sources," in *IET Power Electronics*, vol. 6, no. 1, pp. 164-174, Jan. 2013.
16. Luo F. L. and Ye H, *Advanced DC/AC Inverters*, CRC Press LLC, 2013.