# Tunable Resistor and Grounded Capacitor Based Square Wave Generator Using CMOS DCCII

## V. Vijay and Avireni Srinivasulu<sup>\*</sup>

Vignan's University (VFSTR University), Vadlamudi-522 213, Guntur, A.P., India \*e-mail: avireni\_s@yahoo.com (or) avireni@ieee.org

#### ABSTRACT

The novel implementation of the square wave generator with the current mode device of the CMOS second generation differential current conveyor (DCCII) as an active element with the grounded resistor and grounded capacitor has been proposed in this paper. This circuit offers the advantage of electronic tunability of its duty cycle with externally connected resistor, and capacitor. The proposed circuit has been compared with the existing square wave generators and its advantages are tabulated. The gpdk 180 nm technology has been used for designing and simulation of the proposed circuit using Cadence virtuoso. And it is verified experimentally with the commercially available CFOA of AD844AN.

Keywords: Current mode device; Differential current conveyor; Square wave generator.

## 1. INTRODUCTION

Of many electronic circuits, square wave generator is being used as a basic building block. For this reason many square wave generator ICs like NE555 have come in to existance, which produces continuous square wave with the external connection of few passive components to the IC [1]. The generated square waveform frequency or time period can be varied in a wide range by the tuning of passive components. In contrast to this gaining reputation from its advantages, these ICs are suffering from other disadvantages of complexity of the internal circuitry and duty cycle is however not tunable with itself. And also these ICs are not useful for high speed applications because of lower slew rate and constant gain-band width product.

The microelectronic technologies have been affected by the requirement of very low supply voltage and power consumption [2]. The excessive speed and the precision are becoming extra requirements for signal processing applications. And the concurrent provision of these hassles is more complicated while the optimum resolution is applied [3]. The new trend of current mode is being used for the implementation of analog signal processing applications for the last two decades [4]. In current mode (CM), the signals are being routed are in the form of currents. Where as in the case of voltage mode (VM) circuits, the signals are being processed in the form of voltage. Compared to that of voltage mode, current mode offers higher bandwidth and signal linearity. As these circuits are implemented for smaller supply voltage operation, lower supply

voltage is needed for operation. In contrast to the conventional voltage-mode methodology, current mode approach for signal processing has gained momentum because of its added advantages viz. steady state of operation, less power consumption, improved bandwidth, compatible operation at lower supply voltages, more dynamic range [5]-[8]. The advancements in the applications using current mode is because of transcend of analog building blocks (ABBs) [9]-[18]. The first current mode active element with the property of current differencing namely second generation differential current conveyor (DCCII) [19] has been introduced in addition to the above mentioned ABBs. The DCCII is the combination of advantages included in the CCII [20] with the property of current differentiation taken from CDBA. For doing current differentiation both the ABBs looks the same but DCCII has the additional terminal voltage as in CCII, this terminal offers high input impedance which is vital for cascading in VM circuits.

From the development of current conveyor, the current-mode circuits have gained much interest in the by gone period [21]. From the above mentioned advantages in the current mode devices and the need of square wave generators for instrumentation applications [22], a novel second generation differential difference current conveyor (DCCII) has been improved and using this DCCII one square wave generator has been proposed in this paper.

#### 2. CIRCUIT OPERATION

The DCCII is a four terminal device with three input terminals and one output terminal, with a current differencing property. The terminal Y provides the high impedance and it is useful in the amplifier applications. The difference of the current flowing across the input terminals  $X_P$  and  $X_N$  is appeared at the output terminal Z. And also the applied potential across the Y terminal is copied into the  $X_P$  and  $X_N$  terminals.

The second generation differential current conveyor can be represented symbolically is shown in Fig. 1.



Figure 1: the Symbolic notation of the DCCII

The ideal input and output terminal relations are given by the hybrid matrix as follows:

$$\begin{bmatrix} V_{XN} \\ V_{XP} \\ i_{Z} \\ i_{Y} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 1 & -1 & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} i_{XP} \\ i_{XN} \\ V_{Y} \end{bmatrix}$$
(1)

The CMOS realization of the DCCII is shown in Fig. 2. The CMOS DCCII is composed of three parts. One is the mixed translinear loop which makes the potential at Y terminal is copied into the  $X_P$  and  $X_N$  terminals, this operation is performed by the transistors  $M_1$ - $M_4$ ,  $M_{18}$  and  $M_{19}$ . The biasing current is provided by the transistors  $M_5$ - $M_{10}$  and  $M_{12}$ . Finally, the remaining transistors  $M_{11}$ ,  $M_{13}$ - $M_{19}$ ,  $M_{20}$  and  $M_{21}$  will produce difference of the currents across the  $X_P$  and  $X_N$  terminal. The Table I shows the aspect ratios of these transistors.



Figure 2: The CMOS realization of the DCCII [19]

The Transistors Aspect Ratios Shown In Fig. 1							
Transistor	W (µm)	L (µm)					
M <sub>3</sub> , M <sub>4</sub> , M <sub>19</sub> , M <sub>20</sub>	50	0.35					
M <sub>5</sub> -M <sub>7</sub>	30	2.0					
M <sub>12</sub> , M <sub>13</sub> , M <sub>16</sub>	30	1.0					
M <sub>17</sub>	50	2.0					
M <sub>1</sub> , M <sub>2</sub> , M <sub>18</sub> , M <sub>21</sub>	20	0.35					
M <sub>8</sub> , M <sub>9</sub>	10	2.0					
M <sub>10</sub> , M <sub>11</sub> , M <sub>14</sub>	10	1.0					
M <sub>15</sub>	20	2.0					

Table 1 The Transistors Aspect Ratios Shown In Fig. 1

The terminal relations between input and output terminals can be expressed in the behavioral model is shown in Fig. 3.



Figure 3: Behavioral model of the DCCII

### 3. PROPOSED CIRCUIT

The proposed square wave generator with single DCCII, two resistors and a grounded capacitor is shown in Fig. 4.



Figure 4: Proposed square wave generator

The expression for the time period (T) can be derived from the terminal relations of DCCII given in eq. (1) and by applying basic network analysis to the proposed circuit is shown in Fig. 4.

$$\frac{V_0 - V_Y}{R_1} = I_0$$
 (2)

Where 'I0' is output current. From node VC,

$$I_{XN} = \frac{V_C - V_{XN}}{R_2}$$
(3)

From hybrid matrix (1), can rewrite the above eq. as

$$I_{XN} = \frac{V_C - V_Y}{R_2} \tag{4}$$

By applying KCL at node Vc

$$\frac{V_0 - V_{XN}}{R_2} = I_0$$
(5)

$$I_{XN} = \frac{V_C}{R_2} \tag{6}$$

$$I_{XP} = V_{XP}SC \tag{7}$$

Again from eq. (1), can write

$$I_0 = I_{XP} - I_{XN} \tag{8}$$

$$\frac{V_0 - V_C}{R_1} = V_{XP}SC - \frac{V_c}{R_2}$$
(9)

From eq. (9)

$$V_{0} = V_{C} R_{1} \left( SC - \frac{R_{1} + R_{2}}{R_{1} R_{2}} \right)$$
(10)

From, the eq. (2) & eq. (5),

$$V_{0} = \left(\frac{1}{R_{1}} + \frac{1}{R_{2}}\right) V_{C}$$
(11)

From equating eq. (10) & eq. (11), can obtain S as

$$V_{C}R_{1}\left(SC - \frac{R_{1} + R_{2}}{R_{1}R_{2}}\right) = \left(\frac{1}{R_{1}} + \frac{1}{R_{2}}\right)V_{C}$$
(12)

$$S = \frac{2(R_1 + R_2)}{CR_1R_2}$$
(13)

Where  $S = j\omega$ , and in which  $\omega$  is the angular frequency in rad/s, from eq. (13), the frequency of operation, can be notated as follows.

$$f = \frac{(R_1 + R_2)}{\pi C R_1 R_2}$$
(14)

The time period of the proposed circuit at the output terminal  $V_0$  can be expressed as

$$T = \frac{\pi C R_1 R_2}{R_1 + R_2}$$
(15)

Table 2	
---------	--

Comparison Table								
Ref.No.	Device	No. of Active Elements	No. of Passive Components	Grounded Capacitor	Grounded Resistor			
[23]	OA	2	4	No	No			
[24]	CCII	2	5	No	Yes			
[25]	CFOA	2	5	Yes	No			
[26]	OTA	2	7	No	No			
[27]	OTRA	2	3	Yes	Yes			
[28]	MO-CTA	2	3	Yes	No			
[29]	MO-CCCCTA	2	3	Yes	No			
Proposed	DCCII	1	3	Yes	No			

From the above table it can be concluded that only the proposed circuit, with minimum number of components, offering grounded capacitor and a resistor with DCCII as the single active element. And the chip area required for tape out of this circuit is very less when compared to the other circuits where it requires only the single active element and two passive components. As it has grounded capacitor it offers more accurate results in the IC which is highly recommended by design engineers.

#### 3. SIMULATION AND EXPERIMENTAL RESULTS

The circuit in Fig. 4 was simulated using Cadence and the model parameters of 0.18  $\mu$ m CMOS process. Figure 5 depicts the typical output waveforms of the proposed square wave generator with charging-discharging across the capacitor. The selected values of the passive components in faithful output is R<sub>1</sub> = 50 kΩ, R<sub>2</sub> = 3 kΩ, and C = 100 nF. The measured time period of the output waveform is T=0.86 ms.

The linear variation of the time period against the variation of capacitor by fixing  $R_1$  = 50 k $\Omega$ ,  $R_2$  = 3 k $\Omega$  is shown in Fig. 6. The variation of capacitor value is from 1nF to 0.4  $\mu$ F.



Figure 5: The output waveform across output and capacitor node of the proposed circuit



Figure 6: The graph of Time period (T) Vs Capacitor (C) at  $R_1 = 50 \text{ k}\Omega$ ,  $R_2 = 3 \text{ k}\Omega$ .

Similarly, by maintaining  $R_1 = 50 \text{ k}\Omega$  and C = 100 nF the variation of the time period against the value of resistor  $R_2$  can be plotted is shown in Fig. 7.



Figure 7: The graph of Time period (T) Vs Resistor  $R_2$  at C = 100 nF,  $R_1$  = 50 k $\Omega$ .

The variation of the time period against the value of Resistor R<sub>1</sub> plotted is shown in Fig. 8. For this task R<sub>1</sub> varies within the range of a few ohms to few kilo ohms by keeping the other components at C = 100 nF and R<sub>2</sub> = 3 K $\Omega$ .



Figure 8: The graph of time period (T) Vs resistor R1 at C = 100 nF, R2 =  $3 \text{ k}\Omega$ 

For simulation and tunability, the supply voltage of  $\pm 2.5$  V has been considered with a biasing current of 400  $\mu$ A.

The theoretical model of the DCCII can be realized practically by using the commercially available Analog Devices AD844AN. The equivalent model of the DCCII can be achieved by using the two AD844AN ICs. For all the measurements, the supply

voltage taken is as  $V_{DD} = -V_{SS} = 5$  V. By considering the passive components R<sub>1</sub>=1 k $\Omega$ , R<sub>2</sub>=6 k $\Omega$  and C=100 nF the operating frequency of 1.01 kHz is achieved.



Figure 9: Hardware equivalent model of the DCCII using AD844AN

Figure 10 shows the photograph of the oscilloscope output of the proposed square wave generator. In Fig. 10, the horizontal and vertical scales are 0.5 ms/div and 1 V/div respectively. And from the Fig. 5 and Fig. 10 it has confirmed both experimental and simulated results as well as copes up with the mathematical notation of the time period of the proposed circuit.



Figure 10: Typical output waveform of Fig. 3. Scale: X-axis 0.5 ms/div & Y-axis 1 V/div

## 6. CONCLUSION

By using DCCII as a main active element and with two resistors and one capacitor, the square wave generator has been designed. This circuit provides the advantage of the grounded capacitor which makes the circuit more precise while doing the IC fabrication. Another benefit is cascadable while making interconnection with the other VM applications. The proposed model has been compared with the other CM and VM square wave generators and its merits have been justified. The proposed circuit has

proved that both the simulated and experimental results confirmed in good agreement with the theoretical analysis.

#### REFERENCES

- A. Sedra, G. W. Roberts and F. Gohh, "The current conveyor: history, progress and new results," *Proc. IEE Circuits, Devices and Systems*, Vol. 137, No. 2, pp. 78–87, 1990.
- [2] G. Ferri and N. C. Guerrini, "Low-Voltage Low-Power CMOS Current Conveyors," Cluwer Academic Publishers, 2003.
- [3] B. Dalibor, R. Senani, V. B. and Z. Kolka, "Active elements for analog signal processing: classification, review, and new proposals," *Radioengineering*, Vol. 17, No. 4, pp. 15-32, 2008.
- [4] C. Toumazou, F. J. Lidgey and D. G. Haigh, "Analogue IC Design: The current mode approach," IEE Circuits and Systems Series 2, Peter Peregrinus, London, 1990.
- [5] M. S. Ansari and S. A. Rahman, "A novel current-mode non-linear feedback neural circuit for solving linear equations," Proc. Int'l Conf. on Multimedia, Signal Processing and Communication Technologies (IMPACT'09), pp. 284–287, 2009.
- [6] S. Maheshwari, "Current-mode third-order quadrature oscillator," *IET circuits, devices & systems,* Vol. 4, No. 3, pp. 188–195, 2010.
- [7] M. S. Ansari and M. Z. Khan, "Digitally programmable first order current mode continuous-time filters," Proc. 2nd IEEE Int'l Conf. on Power, Control and Embedded Systems (ICPCES), pp. 1–6, 2012.
- [8] D. Biolek, "CDTA-building block for current-mode analog signal processing," Proc. 16th European Conf. on circuit theory and design (ECCTD'03), pp. 397–400, 2003.
- [9] D. Biolek, V. Biolkova and Z. Kolka, "Single-CDTA (Current Differencing Transconductance Amplifier) Current-Mode Biquad Revisited," WSEAS Trans. on Electronics, Vol. 5, No. 6, pp. 250– 256, 2008.
- [10] Avireni Srinivasulu and P. Chandra Shaker, "Grounded resistance/capacitance-controlled sinusoidal oscillators using operational transresistance amplifier," WSEAS Trans. on Circuits and Systems, Vol. 13, pp. 145-152, 2014.
- [11] N. A. Shah, M. Quadri and S. Z. Iqbal, "CDTA based universal transadmittance filter," Analog Integrated Circuits and Signal Processing, Vol. 52, No. 1, pp. 65–69, 2007.
- [12] Avireni Srinivasulu, "Current conveyor based relaxation oscillator with tunable grounded resistor/capacitor," Int'l Jour. of Design, Analysis and Tools for Circuits and Systems, Vol. 3, No. 2, pp. 1-7, 2012.
- [13] W. Tangsrirat, W. Tanjaroen and T. Pukkalanun, "Current-mode multiphase sinusoidal oscillator using CDTA-based allpass sections," AEU-Int'l Jour. of Electronics and Communications, Vol. 63, No. 7, pp. 616–622, 2009.
- [14] D. Pal, A. Srinivasulu, B. B. Pal, A. Demosthenous and B. N. Das, "Current conveyor based square/triangular – waveform generators with improved linearity," *IEEE Trans. on Instrumentation* and Measurement Jour., Vol. 58, No. 7, pp. 2174-2180, July 2009.
- [15] H. O. Elwan and A. M. Soliman, "A CMOS differential current conveyor and applications for analog VLSI," Analog Integrated Circuits and Signal Processing, Vol. 11, No. 1, pp. 35-45, 1996.
- [16] V.Vijay and A. Srinivasulu, "A square wave generator using single CMOS DCCII," Proc. IEEE Int'l SoC Design Conf. (IEEE ISoCC-2013), pp. 322-325, 2013.
- [17] C. Acar and S. Ozoguz, "A new versatile building block: current differencing buffered amplifier suitable for analog signal processing filter," *Microelectronic Journal*, Vol. 30, No. 2, pp. 157-160, 1999.

- [18] Avireni Srinivasulu, "Current conveyor-based square-wave generator with tunable grounded resistor/capacitor," Proc. Int'l Conf. IEEE Applied Electronics 2009 (IEEE AEIC-09), pp. 233-236, 2009.
- [19] M. Bilgin, N. Herencsar and K. Vrba, "A CMOS DCCII with a Grounded Capacitor Based Cascadable All-Pass Filter Application," *Radioengineering*, Vol. 21, No. 2, pp. 718-724, 2012.
- [20] A. Sedra and K. C. Smith, "A Second-Generation Current Conveyor and Its Applications," IEEE Trans. on Circuit Theory, Vol. 17, pp. 132-134, 1970.
- [21] C. L. Hou, H. C. Chien and Y. K. Lo, "Square wave generators employing OTRAS," Proc. IEE Proc. Circuits, Devices and Systems, Vol. 152, No. 6, pp. 718-722, 2005.
- [22] A. D. Marcellis, C. D. Carlo, G. Ferri and V. Stornelli, "A CCII-based wide frequency range square waveform generator," *Int'l Jour. of Circuit Theory and Applications*, Vol. 41, No. 1, pp. 1-13, 2013.
- [23] J. M. Jacob, "Analog Integrated Circuit Applications," Prentice-Hall, New Jersey, 2000.
- [24] B. Almashary and H. Alhokail, "Current-mode triangular wave generator using CCIIs," *Microelectronics Journal*, Vol. 31, No. 4, pp. 239-243, 2000.
- [25] A. K. M. S. Haque, M. M. Hossain, W. A. Davis, H. T. Russell, R. L. Carter, "Design of sinusoidal, triangular, and square wave generator using current feedback operational amplifier (CFOA)," Proc. IEEE Region 5 Conf., pp. 1–5, 2008.
- [26] A. Sedra and K. C. Smith, "Microelectronic circuits," Oxford University Press, New York, 1997.
- [27] Y. K. Lo and H. C. Chien, "Switch-controllable OTRA-based square/triangular wave-form generator," IEEE Trans. Circuits Systems II, Vol. 54, No. 12, pp. 1110–1114, 2007.
- [28] J. Kumbun and M. Siripruchyanun, "MO-CTTA-based electronically controlled current-mode square/triangular wave generator," Proc. 1st Int'l Conf. on Technical Education (ICTE'2009), pp. 158–162, 2010.
- [29] T. Srisakul, P. Silapan and M. Siripruchyanun, "An electronically controlled current-mode triangular/square wave generator employing MO-CCCCTAs," Proc. 8th Int'l Conf. on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTICON'2011), pp. 82–85, 2011.