# Hybrid topology of symmetrical multilevel inverter using less number of switches 

D. Venkata Manikanta ${ }^{1}$, Gurpreet Singh ${ }^{2}$, K. Pramod ${ }^{3}$ and R.K. Sharma ${ }^{4}$


#### Abstract

Step by venture, there are an extensive topologies that have been distributed for the multilevel inverters. The primary thought of these topologies is to diminish the equipment intricacy in the MLIs which can be proficient by decreasing the switches, dc voltage sources voltage push crosswise over switches and misfortunes. Other than traditional topologies, a few late topologies accomplished in this with various voltage yield steps. A symmetrical multilevel inverter is proposed in this paper which not just decreases the multifaceted nature than established and late topologies additionally lessens the size, cost, and many-sided quality and improves general execution by having just seven switches fit for creating 7, 9 and 11 levels of yield voltage alongside diminishing the voltage focuses over the high power switches. To exhibit this proposed topology and examination contrasting and the customary and late distributed topologies in each viewpoint like semiconductor switches, control diodes, necessity, Direct current sources and voltage blocking is finished. Multiple-transporter PWM system is for the most part utilized for producing beats and the reproduction of this topology is made utilizing Matlab/Simulink and tentatively the achievability of the topology has performed.


## 1. INTRODUCTION

Multi-level inverter was initially presented in 1975, which acquires a fast development the DC/AC control transformation and related applications [1]. The HVDC control transmission, uninterruptible power supplies (ups), AC engine drives, half and half electric vehicles and dynamic channels are relying upon MLIs. MLIs close to having great quality of power, THD is less and decrease in voltage focuses over on switches, its disadvantage is increment in the yield levels and the quantity of semiconductor switch necessity alongside peripherals gadgets like door driver circuit, assurance circuit and warmth sink. Expanding circuit builds multifaceted nature as well as cost, which thusly diminishes the effectiveness and dependability. Topologies of multi-level inverters, for example, flying capacitor, fell H-extension and nonpartisan point clipped and so forth are characterized as for their advantages and disadvantages [15] are as one called "Traditional Topologies". The traditional MLI, CHB gets wide consideration due to measured quality and straightforwardness. Be that as it may, the necessity of disengaged source is a confinement of the topology [16]. A CHB MLI is made out of a few H-connect cell and segregated DC source. In light of voltage extent of DC source, CHB is named symmetrical and lopsided arrangement. In symmetric setup, DC sources sizes are equivalent $(\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3 \ldots$.$) , however in unbalanced arrangement, \mathrm{DC}$ sources are not equivalent in size $(\mathrm{V} 1 \neq \mathrm{V} 2 \neq \mathrm{V} 3 \ldots$.$) . The lopsided design of \mathrm{CHB}$ for the most part delivers a bigger number of voltage levels than symmetric setup for similar number of force switches [15]. Topologies and control plans proposed

[^0]with diminished gadget number uses a mix of unidirectional and bidirectional switches of various evaluations are looked into quickly in [15-40].

In [16-21], similar topologies of MLIs are examined. Deviated topologies of MLI with diminished number of switches are exhibited in [22-35]. The fundamental prerequisite are huge number of bidirectional switches which is a noteworthy issue in this. Another topology is further improved in [33]. with number of switches decreased [32] With proposed calculations, the primary constraint of these topologies is that every one of the means (added substance and subtractive) can't be accomplished. Other topology of MLI having a few bidirectional switches is preferred in [34]. In [35], the topology having diminished switches is initiated, yet need of substantial number of DC voltage sources is the principle downside of the topology. Topology of MLI introduced in [36] utilizes low-recurrence high power switches as a result of which there is a nearness of lower request sounds in yield waveform which is the principle downside. In [37, 38], the multi-twisting transformer in this topology causes high cost and multifaceted nature of general topology. A four-level topology of inverter is exhibited in [39], however the introduced topology can't give zero-voltage level, which brings about high r.m.s qualities and symphonious vitality is aggregated at exchanging recurrence. [40] Another topology of MLI is exhibited, however the topology requires switches of various evaluations. The topology is introduced for five-level by using four DC sources, though in routine topologies it can reach up to nine-level by using four DC sources. Despite the fact that MLI topologies are guaranteeing higher yields levels with lessened number of switches, However, awesome bargain has been made as far as measured quality, effortlessness, number of switches, assortment of DC source, dependability and misfortunes.

The utilization of halter kilter converters are not reasonable for mechanical applications because of measured quality is lost and has distinctive sort of semiconductors In this paper, new topology of symmetrical MLI is proposed which utilizes hexagon switch cell (HSC) fit for creating 7-/9-/11output levels by using seven controlled switches having a particular structure and offering dependable operation with diminished voltage focuses over the switches. Assortment of DC source is adjusted utilizing capacitor voltage. The symmetrical design of proposed topology creates higher number of yield voltage levels with nearly less number of switches. The quantities of bidirectional changes additionally lessens, all things considered, in the topology proposed.

In second section, the suggested topology-I and II of MLI for symmetrical setup is clarified and its performance is given. Segment 3 manages the reenactment and exploratory consequences of the initiated topologies. Segment 4 gives the examination of uniform topology to the past topologies. At long last, Section 5 is conclusion.

## 2. PROPOSED MLI TOPOLOGIES

### 2.1. Topology-I

The arrangement of topology-I is represented in Fig. 1a comprising of two DC voltage source VS1 and VS2, alongside capacitor C1 and C2 which shapes a voltage divider circuit. A controlled switch S7 and four diodes D7, D8, D9 and D10 which are associated with HSC contained six switches S1, S2, S3, S4, S5 and S6 frames a helper switch. On the off chance that the DC voltage sources are equivalent i.e. VS1 = VS2' then it can be alluded to as symmetrical MLI generally topsy-turvy. Topology-I is fit for delivering 7-/9-/11-level yield with certain mix of DC voltage source while joining just seven controlled switches. The yield voltage level with specific mix of DC voltage sources is given in Table 1. The summed up type of proposed topology-I is appeared in Fig. 1b.

To assess add up to number of part check, the topology-I is contrasted and established topologies for nine-level yield and condensed in Table 2.

Table 1
Different combinations of DC voltage source for higher output voltage levels

| Algorithm Values of DC sources No. of output levels Con |  |  |
| :--- | :--- | :--- |
| first VS1 | $=$ | $2 \times$ VS2 7 asymmetrical |
| Second VS1 | $=$ | VS2 9 symmetrical |
| Third Vs1 | $=$ | $x V$ s2 11 symmetrical |

Table 2
Comparison of different nine-level inverter topologies for symmetrical MLI

| Components | Proposed topology-I | $N P C$ | $F C$ | $C H B$ |
| :--- | :---: | :---: | :---: | :---: |
| main power switches | 6 | 16 | 16 | 16 |
| auxiliary switch | 1 | 0 | 0 | 0 |
| diodes | 10 | 72 | 16 | 16 |
| capacitors | 2 | 8 | 36 | - |

Table 3
Different switching states of topology-I for nine-level output

| Output levels, $V$ | 'ON'state switches | Conducting diodes |
| :---: | :---: | :---: |
| 1 | $\mathrm{~S}_{4}, \mathrm{~S}_{7}$ |  |
| 2 | $\mathrm{~S}_{4}, \mathrm{~S}_{5}$ | $\mathrm{D}_{6}, \mathrm{D}_{7}, \mathrm{D}_{10}$ |
| 3 | $\mathrm{~S}_{4}, \mathrm{~S}_{5}, \mathrm{~S}_{7}$ | $\mathrm{D}_{2}, \mathrm{D}_{7}, \mathrm{D}_{10}$ |
| 4 | $\mathrm{~S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$ | - |
| 0 | - | - |
| -1 | $\mathrm{~S}_{3}, \mathrm{~S}_{7}$ | $\mathrm{D}_{5}, \mathrm{D}_{8}, \mathrm{D}_{9}$ |
| -2 | $\mathrm{~S}_{3}, \mathrm{~S}_{6}$ | $\mathrm{D}_{1}, \mathrm{D}_{8}$ |
| -3 | $\mathrm{~S}_{3}, \mathrm{~S}_{6}, \mathrm{~S}_{7}$ | $\mathrm{D}_{9}$ |
| -4 | $\mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{6}$ | - |

Table 4

| Output levels, $V$ | 'ON'state switches | Conducting diodes |
| :---: | :---: | :---: |
| 1 | $\mathrm{~S}_{4}, \mathrm{~S}_{7}$ | $\mathrm{D}_{6}, \mathrm{D}_{7}, \mathrm{D}_{10}$ |
| 2 | $\mathrm{~S}_{1}, \mathrm{~S}_{4}$ | $\mathrm{D}_{6}$ |
| 3 | $\mathrm{~S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$ | - |
| 0 | - | - |
| -1 | $\mathrm{~S}_{3}, \mathrm{~S}_{7}$ | $\mathrm{D}_{5}, \mathrm{D}_{8}, \mathrm{D}_{9}$ |
| -2 | $\mathrm{~S}_{2}, \mathrm{~S}_{3}$ | $\mathrm{D}_{5}$ |
| -3 | $\mathrm{~S}_{2}, \mathrm{~S}_{3}$ | $\mathrm{D}_{6}$ |

Table 5

| Output levels, $V$ | 'ON'state switches | Conducting diodes |
| :---: | :---: | :---: |
| 1 | $\mathrm{~S}_{4}, \mathrm{~S}_{7}$ | $\mathrm{D}_{6}, \mathrm{D}_{7}, \mathrm{D}_{10}$ |
| 2 | $\mathrm{~S}_{1}, \mathrm{~S}_{4}$ | $\mathrm{D}_{6}$ |
| 3 | $\mathrm{~S}_{4}, \mathrm{~S}_{5}$ | $\mathrm{D}_{2}$ |
| 4 | $\mathrm{~S}_{4}, \mathrm{~S}_{5}, \mathrm{~S}_{7}$ | $\mathrm{D}_{7}, \mathrm{D}_{10}$ |
| 5 | $\mathrm{~S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$ | - |

(contd... Table 5)
Output levels, $V$
'ON' state switches
Conducting diodes
0

$$
-4
$$

$$
\begin{array}{cc}
\mathrm{S}_{3}, \mathrm{~S}_{7} & \mathrm{D}_{5}, \mathrm{D}_{8}, \mathrm{D}_{9} \\
\mathrm{~S}_{2}, \mathrm{~S}_{3} & \mathrm{D}_{5} \\
\mathrm{~S}_{3}, \mathrm{~S}_{6} & \mathrm{D}_{1} \\
\mathrm{~S}_{3}, \mathrm{~S}_{6}, \mathrm{~S}_{7} & \mathrm{D}_{8}, \mathrm{D}_{9} \\
\mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{6} & -
\end{array}
$$



Figure 1: Configuration and generalization of nine level MLI
Principle control exchanging: The proposed topology-I accomplishes 56.25\% (7 rather than 16) lessening in number of fundamental power switches while contrasted and the established topologies in symmetrical arrangement.

Power diodes: Compared with FC and CHB, the proposed topology-I in symmetrical arrangement accomplishes $37.5 \%$ ( 10 rather than 16) decrease in the quantity of diodes required, though rate of lessening increments to $86.11 \%$ ( 10 rather than 72 ) as contrasted and NPC. So also, it accomplishes $74 \%$ ( 2 rather than 8) lessening in capacitor numbers utilized, required when contrasted and the NPC and $94.44 \%$ ( 2 rather than 36) diminishment when contrasted and the FC.

For a nine-level inverter, the working modes and diverse exchanging states alongside yield voltage levels are given in Fig. 2 and Table 3. So also, the different exchanging conditions of topology-I in unbalanced setup for incorporating 7-level and 11-level are outlined in Tables 4 and 5.

$$
\begin{gather*}
\text { Total number of controlled switches required }=(\mathrm{N}+19) 44  \tag{1}\\
\text { Total number of diodes required }=(\mathrm{N}+1)  \tag{2}\\
\text { Total number of } \mathrm{DC} \text { sources required }=2  \tag{3}\\
\text { The number of capacitors required }=(\mathrm{N}-1) 44 \tag{4}
\end{gather*}
$$

$$
\begin{gather*}
\text { number of controlled switches required }=\frac{7}{8} \times(N-1)  \tag{5}\\
\text { number of diodes required }=\frac{5}{4} \times(N-1)  \tag{6}\\
\text { number of DC sources required }=\frac{1}{4} \times(N-1) \tag{7}
\end{gather*}
$$

### 2.2. Proposed topology-II, that is, proposed cascade connected

### 2.2.1. MLI

Ventured waveform is integrated by the MLI comprising of the information DC levels and their added substance and additionally subtractive blends. The voltage waveform has different "levels" with both "positive" and "negative" polarities (in positive and negative half cycles, separately). With one and only extremity, a MLI topology orchestrates various levels and H-scaffold is utilized as extremity converter as displayed in [17-20, 24, 26, 30, 33-35]. These parts are alluded as "level-era part" and "extremity era part". For the extremity era part, the base voltage rating is equivalent to the working voltage of the MLI required for the power switches. Henceforth, the H-scaffold is utilized as extremity generator as a part of the topologies exhibited in [17-20, 24, 26, 30, 33-35] and the switches utilized as a part of H-extension must have the capacity to endure the voltage equivalent to appraised yield voltage of MLI. The four switches of H -extension topology confines the utilization of exhibited topologies for high voltage by turning "ON" and "OFF" once amid a principal cycle. While contrasting and four of those topologies introduced in

[17-20, 24, 26, 30, 33-35], proposed topology-I have just two switches (S3 and S4) to hold up under the full evaluated voltage which are low-recurrence high-voltage switches turning "ON" and "OFF" once amid a central cycle, thus exchanging and conduction misfortunes diminishes by extensive sum. Since S3 and S4 need to endure the full appraised voltage which opposes the use of proposed topology-I in higher voltage applications a course association of the proposed topology-I is utilized which is proposed topology - II appeared in Fig. 3 to beat the issue. This course association of a few crucial cells can be worked for higher voltage applications in symmetrical setup.

Fig. 3 is a change of topology-I with a specific end goal to defeat the issue of voltage push over the switches so that the proposed topology can be connected in higher voltage application. Topology-II is additionally made out of one assistant change associated with HSC. The proposed circuit is provided by two capacitors alongside two DC voltage source. Every cell in course association contains seven controlled switches, ten power diodes, two DC sources and two capacitors.Multi-carrier PWM technique is used for modulation. In multi-carrier PWM scheme, the carrier signal is compared with the reference signal and pulses so obtained are used for switching of devices with respective voltage levels. By increasing the number of carriers is directly proportional to the number of level increase. Carrier frequencies of 100 and 5000 Hz and a reference signal of frequency 50 Hz is used for experiment here.


Figure 3:

### 2.2.2. Simulation results



Figure 4:


a

b



Figure 5:

## 3. MODULATION SCHEME

Multi-transporter PWM method is utilized for adjustment. In multi-bearer PWM conspire, the transporter flag is contrasted and the reference flag and heartbeats so acquired are utilized for exchanging of gadgets with particular voltage levels. By expanding the quantity of transporters is straightforwardly corresponding to the quantity of level increment. Transporter frequencies of 100 and 5000 Hz and a reference flag of recurrence 50 Hz is utilized for investigation here.

Topology-I is recreated in symmetrical and unbalanced arrangements as 9-level and 11-level inverters. Fig. 5. Speaks to Simulink square graph for nine-level proposed-I topology. Fig. 5a demonstrates the exchanging technique utilized for nine-level inverter, Fig. 5b demonstrates the rationale operations so as to get door heartbeats and Fig. 5c demonstrates the Simulink model of proposed-I nine-level inverter. The reenactment result is at 100 Hz transporter recurrence for 9-level and 11-level inverters with comparing THD are appeared in Figs. 6a and b. Topology-II in symmetrical design is recreated with a specific end goal to acquire 17 level. Fig. 6c demonstrates reproduction result for 17-level. Fig. 6d demonstrates the adjusted voltages on arrangement associated capacitors for 9-/17-level inverters. The reproduction result at 5000 Hz transporter recurrence for nine-level inverter is given in Fig. 7 at various balance file. An examination of THD got for both topology-I and topology-II

Table 6
Analysis of THD for 9-/11-/17-level inverters

| MLI topology | Controlled switches | Output levelsSimul | ated THD, \% |
| :--- | :---: | :---: | :---: |
| topology-I symmetric | 7 | 9 | 12.14 |
| topology-I asymmetric | 7 | 11 | 10.11 |
| topology-II symmetric | 14 | 17 | 5.89 |

### 3.1. Experimental results

An experimental setup of the proposed 9-level and 11-level inverters has developed and experimentally validated for proposed topologies. A dSPACE DS1103 real-time digital controller for generating switching pulses. To provide DC voltages two identical 24 V batteries for 9 -level inverter and two batteries of 12 V and 18 V for 11 -level inverter are used. The waveforms obtained by two different carrier frequencies of 100 and 5000 Hz shown in Fig. 8 are measured and recorded by using power quality analyzer (Fluke 434-II) and Agilent's dual channel oscilloscope.

The experimental output voltage waveform with corresponding THD for proposed-I nine-level inverter at carrier frequency of 100 Hz and the current waveform and the voltage across two capacitors are shown in Fig. 8a and Fig. 8b and shows the experimental results obtained at the carrier frequency of 5000 Hz along with the output voltage, current and capacitor voltages for nine-level inverter at modulation index of 1.0 and 0.8 , respectively. Fig. 8c shows the output voltage waveform for 11 -level inverter along with its corresponding THD. Voltage balancing is not an issue in proposed I topology as both the capacitors maintain $\mathrm{V}_{\mathrm{DC}} / 2$ (i.e. 12 V each) voltage. Irrespective of modulation and switching frequency, the voltage across the capacitors always remains balanced which can be observed from Figs. 8a and 8b.

## 4. COMPARISON STUDY

In symmetrical setup the proposed Topology-I has predominant execution as contrasted and topology-II and rest of alternate topologies since it requires minimal measure of changes to produce specific yield levels yet for application of high-voltage, topology-II is most appropriate as topology-I is not a perfect one since two (S3 and S4) need to hold up under extremely appraised inverter voltage.

A correlation in view of number of yield levels versus the quantity of IGBTs required is made between proposed topology-I and topologies exhibited in [17-21, 31] and plotted in Fig. 9a. Also, diodes required in Topology-I is less contrasted and $[17,18,20,31]$ topology-II and equivalents to topologies displayed in [19, 21] as appeared in Figure. DC sources required is fundamentally less as contrasted and the as of late proposed topologies as portrayed in Fig. 9c. So with the least number of switches, less driver circuits,less diodes and DC sources alongside minimal effort, many-sided quality and size, the proposed topology-I creates higher number of yield levels.

In any case, the primary disadvantage of topology-I is that two of the switches in this circuit limits the application of high-voltage which additionally happens in topologies displayed in where four changes need to hold up under the full evaluated voltage which constrains their applications for high-voltage applications.in topology-I the issue of bearing the full appraised voltage by two switches can be understood by topologyII where the fell association is utilized. The two proposed topologies are utilized which are reliant upon the kind of use i.e. for low-to-medium voltage application topology-I is most appropriate and topology-II is favored for high-voltage application. DC source prerequisite is best among the other thought about topologies, and consequently offers decreased cost and intricacy. The nitty gritty rundown of examination of aggregate number of part required is displayed in Fig. 9d and Table 8 where " $N$ " indicates number of yield levels.

## 5. CONCLUSION

In this paper, symmetrical configuration of MLI topology and modification of topology-I to topology-II for a wide range of application (i.e. medium-to-high voltage) and its operation is explained. The topology-I in symmetrical configuration is presented and a comparison is drawn for nine-level inverters and also symmetrical configuration for the proposed topology-II is given along with its operating states. When compared with conventional ones and other topologies recently presented, these proposed topologies reduce the number of controlled switches significantly. A wide range of comparison is made between the proposed topology and some of the recent published topology which shows that these topologies with minimum number of IGBTs, diodes, capacitors and blocking voltage of switches the output voltage is obtained up to maximum number of levels. Finally, verified through simulation.

## REFERENCES

[1] Baker, R.H., Bannister, L.H.: 'Electric power converter', US Patent 3867 643, February 1975
[2] Rodriguez, J., Bernet, S., Wu, B., Pontt, J.O., Kouro, S.: ‘Multilevel voltage source-converter topologies for industrial medium-voltage drives', IEEE Trans. Ind. Electron., 2007, 54, (6), pp. 2930-2945
[3] Cheng, Y, Crow, M.L., Pekarek, S., Atcitty, S.: ‘A comparison of diodeclamped and cascaded multilevel converters for a STATCOM with energy storage', IEEE Trans. Ind. Electron., 2006, 53, (5), pp. 1512-1521
[4] De, S., Banerjee, D., Siva Kumar, K., Gopakumar, K., Ramchand, R., Patel, C.: ‘Multilevel inverters for low-power application', IET Power Electron., 2011, 4, (4), pp. 384-392
[5] Palanivel, P., Dash, S.S.: 'Analysis of total harmonics distortion and output voltage performance for cascaded MLI using carrier PWM techniques', IET Power Electron., 2011, 4, (8), pp. 951-958
[6] Gupta, K.K., Jain, S.: 'Topology for MLI to attain maximum number of levels from given DC sources', IET Power Electron., 2012, 5, (4), pp. 435-446
[7] Rabinovici, R., Baimel, D., Tomasik, J., Zuckerberger, A.: 'Thirteenlevel cascaded H-bridge inverter operated by generic phase shifted pulsewidth modulation', IET Power Electron., 2013, 6, (8), pp. 1516-1529
[8] Banaei, M.R., Khounjahan, H., Salary, E.: ‘Single-source cascaded transformers multilevel inverter with reduced number of switches', IET Power Electron., 2012, 5, (9), pp. 1748-1753
[9] Sadigh, A.K., Dargahi, V., Abarzadeh, M., Dargahi, S.: ‘Reduced DC voltage source flying capacitor multicell multilevel inverter: analysis and implementation' IET Power Electron., 2014, 7, (2), pp. 439-450
[10] Al-Judi, A., Nowicki, E.: ‘Cascading of diode bypassed transistorvoltage-source units in multilevel inverters’, IET Power Electron., 2013, 6, (3), pp. 554-560
[11] Ajami, A., Oskuee, M.R.J., Mokhberdoran, A., van den Bossche, A.: ‘Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches', IET Power Electron., 2014, 7, (2), pp. 459-466
[12] ShalchiAlishah, R., Nazarpour, D., Hosseini, S.H., Sabahi, M.: 'New hybrid structure for MLIs with less number of switches for high-voltage levels’, IET Power Electron., 2014, 7, (1), pp. 96-104
[13] Gupta, K.K., Jain, S.: ‘Comprehensive review of a recently proposed multilevel inverter’, IET Power Electron., 2014, 7, (3), pp. 467-479
[14] Odeh, C.I., Nnadi, D.B.N.: 'Single-phase 9-level hybridised cascaded multilevel inverter', IET Power Electron., 2013, 6, (3), pp. 468-477
[15] Nami, A., Zare, F., Ghosh, A., Blaabjerg, F.: 'hybrid cascade converter topology with series-connected symmetrical and asymmetrical diodeclamped H-bridge blocks', IEEE Trans. Power Electron., 2011, 26, (1), pp. 51-65
[16] Veenstra, M., Rufer, A.: 'Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives’, IEEE Trans. Ind. Appl., 2005, 41, (2), pp. 655-664
[17] Ceglia, G., Guzman, V., Sanchez, C., Ibanez, F., Walter, J., Gimenez, M.I.: ‘A new simplified multilevel inverter topology for DC \& AC 8211; AC conversion', IEEE Trans. Power Electron., 2006, 21, (5), pp. 1311-1319
[18] Najafi, E., Yatim, A.H.M.: ‘Design and implementation of a new multilevel inverter topology', IEEE Trans. Ind. Electron., 2012, 59, (11), pp. 4148-4154
[19] ShalchiAlishah, R., Nazarpour, D., Hosseini, S.H., Sabahi, M.: ‘Novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter with minimum number of power electronic components', IEEE Trans. Ind. Electron., 2014, 61, (10), pp. 5300-5310
[20] Babaei, E., Gowgani, S.S.: ‘Hybrid multilevel inverter using switched capacitor units', IEEE Trans. Ind. Electron., 2014, 61, (9), pp. 4614-4621
[21] Gupta, K.K., Jain, S.: ‘A novel multilevel inverter based on switched DC sources’, IEEE Trans. Ind. Electron., 2014, 61, (7), pp. 3269-3278
[22] Dixon, J., Moran, L.: 'High-level multistep inverter optimization using a minimum number of power transistors', IEEE Trans. Power Electron., 2006, 21, (2), pp. 330-337
[23] Ruiz-Caballero, D.A., Ramos-Astudillo, R.M., Mussa, S.A., Heldwein, M.L.: 'Symmetrical hybrid multilevel DC-AC converters with reduced number of insulated DC supplies', IEEE Trans. Ind. Electron., 2010, 57, (7), pp. 2307-2314
[24] Hinago, Y., Koizumi, H.: ‘A single-phase multilevel inverter using switched series/ parallel DC voltage sources', IEEE Trans. Ind. Electron., 2010, 57, (8), pp. 2643-2650.
[25] Ebrahimi, J., Babaei, E., Gharehpetian, G.B.: 'A new multilevel converter topology with reduced number of power electronic components', IEEE Trans. Ind. Electron., 2012, 59, (2), pp. 655-667
[26] Kangarlu, M.F., Babaei, E.: 'A generalized cascaded multilevel inverter using series connection of submultilevel inverters', IEEE Trans. Power Electron., 2013, 28, (2), pp. 625-636
[27] Mokhberdoran, A., Ajami, A.: 'Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology', IEEE Trans. Power Electron., 2014, 29, (12), pp. 6712-6724
[28] Chattopadhyay, S.K., Chakraborty, C.: 'A new multilevel inverter topology with self-balancing level doubling network', IEEE Trans. Ind. Electron., 2014, 61, (9), pp. 4622-4631
[29] Masaoud, A., Ping, H.W., Mekhilef, S., Taallah, A.S.: 'New three-phase multilevel inverter with reduced number of power electronic components’, IEEE Trans. Power Electron., 2014, 29, (11), pp. 6018-6029
[30] Elias, M.F.M., Abd Rahim, N., Ping, H.W., Uddin, M.N.: ‘Asymmetrical cascaded multilevel inverter based on transistorclamped H-bridge power cell', IEEE Trans. Ind. Appl., 2014, 50, (6), pp. 4281-4288
[31] Babaei, E., Laali, S., Alilu, S.: ‘Cascaded multilevel inverter with series connection of novel H-bridge basic units', IEEE Trans. Ind. Electron., 2014, 61, (12), pp. 6664-6671
[32] Haque, M.T.: 'Series sub-multilevel voltage source inverters (MLVSIs) as a high quality MLVSI'. Proc. of SPEEDAM, 2004, pp. F1B-1-F1B-4
[33] Babaei, E., Hosseini, S.H., Gharehpetian, G.B., Haque, M.T., Sabahi, M.: ‘Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology', J. Electr. Power Syst. Res., 2007, 77, (8), pp. 1073-1085
[34] Babaei, E.: ‘A cascade multilevel converter topology with reduced number of switches’, IEEE Trans. Power Electron., 2008, 23, (6), pp. 2657-2664
[35] Babaei, E., Hosseini, S.H.: 'New cascaded multilevel inverter topology with minimum number of switches', Energy Convers. Manage., 2009, 50, (11), pp. 2761-2767.
[36] Martins, G.M., Pomilio, J.A., Buso, S., Spiazzi, G.: 'Three-phase lowfrequency commutation inverter for renewable energy systems', IEEE Trans. Ind. Electron., 2006, 53, (5), pp. 1522-1528
[37] Teodorescu, R., Blaabjerg, F., Pedersen, J.K., Cengelci, E., Enjeti, P.N.: ‘Multilevel inverter by cascading industrial VSI’, IEEE Trans. Ind. Electron., 2002, 49, (4), pp. 832-838
[38] Zambra, D.A.B., Rech, C., Pinheiro, J.R.: 'A comparative analysis between the symmetric and the hybrid asymmetric nine-level series connected H-bridge cells inverter'. European Conf. on Power Electronics and Applications, 2007, 2-5 September 2007, pp. 1-10
[39] Perantzakis, G.S., Xepapas, F.H., Manias, S.N.: 'A novel four-level voltage source inverter - influence of switching strategies on the distribution of power losses', IEEE Trans. Power Electron., 2007, 22, (1), pp. 149-159
[40] Babaei, E.: ‘Optimal topologies for cascaded sub-multilevel converters', J. Power Electron., 2010, 10, (3), pp. 251-261


[^0]:    1 M.Tech (EEE)/Lovely Professional University, Email: dasarivm@yahoo.in
    2 M.Tech (EEE)/Lovely Professional University, Email: gurprit1994@ymail.com
    ${ }^{3}$ B.Tech (ECE)/Pragathi Engineering College, Email: crazypramod@gmail.com
    4 Assistant Professor /Lovely Professional University, Email: rk.sharma@lpu.co.in

