

International Journal of Control Theory and Applications

ISSN : 0974-5572

© International Science Press

Volume 10 • Number 10 • 2017

Design of Low Power Reversible 8-Bit Adder/Subtractor Using Single Electron Transistor for Nanoprocessors

Amirthalakshmi T. M.¹ and Selvakumar Raja S.²

¹ Research scholar, Department of Electronics and Communication Engineering, Sathyabama University, Chennai, India, E-mail: amirthatm@gmail.com

² Professor, Department of Electronics and Communication Engineering, TKR college of engineering and technology, Meerpet, Hyderabad, E-mail: selvakumarraja@yahoo.com

Abstract: Digital computers perform variety of information tasks. Among the functions encountered are the various arithmetic operations. The most important arithmetic operation is the addition of binary digits. A complementing adder is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary numbers depending on the control input is designed. The reversible logic, the most emerging technology is used to develop the adder and extended to the transistor level by single electron transistor for nanoprocessors, one of the low power nano devices. DKGP reversible gate can be modeled as a full adder and full subtractor. Connecting 8 full adders in cascade produces a binary adder for two 8-bit numbers. The subtraction circuit is included by providing a complementing circuit to the 8-bit adder circuit constitute complementing adder. The circuit is simulated using ORCAD and the results are proven that the complementing adder using SET dissipate highly considerable low power related to the CMOS.

Index terms: Adder/Subtractor, CMOS, DKGP reversible gate, Single electron transistor

I. INTRODUCTION

The adder is a fundamental arithmetic block and plays a vital role in all arithmetic operations. It has three inputs: the addend a , the augend b and the carry-in c_i ; and two outputs: the sum s and the carry-out c_o . The adder circuit is a crucial component for all other digital circuits. Power dissipation is one of the major anxiety in present day technology. Low power adder/subtractor lead to compactness in size of digital circuits and increase in execution speed which in turn efficient throughput. Reversible logic, a booming technology, offers less information loss related to the irreversible logic. Charles Bennet proposed a theoretical background which proved that reversible general purpose computing devices can be constructed [1][2]. It provides a way to construct reversible logic circuits. Logical reversibility means that after completion of a computation, it is possible to retrace every step and reconstruct data which was used in every step. Thus, reversible logic circuits offer an another possibility that allows computation with very small energy dissipation. In this paper, the 8-bit adder/subtractor block is developed on reversible logic, that is, to the gate level, it is technologically advanced to the transistor level by using one of

the low power and high speed nanodevices known as single electron transistor (SET) and simulated using ORCAD. The comparison on power dissipation has been done between reversible 8-bit adder/subtractor using SET and conventional CMOS.

II. SINGLE ELECTRON TRANSISTOR

The elementary device in which the effect of Coulomb blockade can be realized is the so-called single-electron transistor. It consists of two electrodes called as drain and the source, connected through tunnel junctions to one common electrode with a low self-capacitance, called as the island. The electrical potential of the island can be tuned by a third electrode, known as the gate, which is capacitively coupled to the island [7].




Figure 1: Construction of SET

SET operating at the quantum/nanoscale that have switching properties are controlled by the removal or injection of a single electron; a device through which only one electron can be transferred at a time. One of the most interesting challenges of microelectronics is the vision of realizing a switching device that can be controlled by single electrons [4]. This had been realized by using the concept of Coulomb blockade and electron tunneling that used to develop Single Electron Transistors (SET). At temperatures below 1 K, current cannot pass through the island with low bias voltage. This effect is known as the Coulomb blockade, due to the repulsive electron-electron interactions on the island. Coulomb blockade is the repelling energy of previous electron present in the island to the next electron coming towards the island [3]. The concept of Coulomb blockade talks about the phenomenon that tunneling through an island may be inhibited at low temperatures and small applied voltages. The reason is that the addition of a single electron to such a system requires an electrostatic charging energy. Since power consumption is proportional to number of electrons transferred across the junction, it consumes less power [3].

III. A REVERSIBLE DKG P GATE

Many reversible gates are available which have been analyzed for various applications in digital circuits [8-11]. A 4×4 reversible DKG P gate can work as a reversible Full adder and a reversible Full subtractor. It consists of four inputs and four outputs. The implementation of full adder and full subtractor from DKG P gate is shown in Figure-3 and 4, respectively. If the input $A=0$, the proposed gate performs as a reversible Full adder and if the input $A=1$, then it performs as a reversible Full subtractor [5]. There are low power compressors using DKG P gate in order to reduce partial product addition is designed [6].




Figure 2: A DKGP gate




Figure 3: DKGP gate as a full adder




Figure 4: DKGP gate as a full subtractor

A. CMOS implementation of a full adder using DKGP gate:

The reversible full adder using DKGP gate has been implemented in CMOS.




Figure 5: CMOS implementation of DKGP gate

B. SET implementation of a full adder DKGP gate:

The reversible full adder using DKGP gate has been implemented in SET.




Figure 6: SET implementation of DKGP gate

IV. REVERSIBLE 8-BIT COMPLEMENTING ADDER IN CMOS AND SET

There are several adder circuits have been constructed for low power digital circuit design[12-16]. The 8-bit complementing adder can work as both adder and subtractor depending on the control input. It consists of eight full adders which are connected together to form a 8-bit reversible adder/subtractor block. It has two 8-bit input, that is, A1-A8 and B1-B8 and one control input, 0 or 1. the outputs are sum, S1-S8 and carry out, S9. This adder/subtractor block constructed from full adder using DKGP gate so called reversible 8-bit adder/subtractor. Then the 8-bit reversible adder/subtractor are implemented in transistor level using CMOS and SET.




Figure 7: A 8-bit reversible adder/subtractor using CMOS




Figure 8: A 8-bit reversible adder/subtractor using SET

V. SIMULATION RESULTS

The reversible 8-bit adder/subtractor using CMOS and SET has been simulated using ORCAD tool and the results are obtained which proved that the 8-bit adder/subtractor using SET dissipates remarkably less power distinguished from conventional CMOS. This low power reversible 8-bit adder/subtractor block can be used in nano ALU for forthcoming high speed processors.

Table 1
Comparison of Power Dissipation Between Cmos and Set

	Power dissipation	
	CMOS	SET
Reversible 8-bit adder/subtractor	8.03 mW	0.0826pW

VI. CONCLUSION

The results proved that one of the low power nano devices, the single electron transistor (SET) dissipates remarkably less power compared to the conventional CMOS which in turn achieved power savings. Anyhow, the practical implementation of SET requires parameter dispersion considerations and fabricated-related analysis. Reversible logic helps to retrace the inputs from the destination nodes. The use of reversibility can be applied in testing of VLSI/NANO circuits. In summary, the low power 8-bit adder/subtractor block has potential application toward future digital circuit implementation and it is promising in future nanoscale information processors

REFERENCES

- [1] C.H.Bennett, (1973), Logical reversibility of computation, IBMJ. Research and Development,17: 525-532.
- [2] C. H. Bennett. "The thermodynamics of computation – A Review" *International journal of Theoretical Physics*, 21:905-928,198.
- [3] Vinay Pratap Singh, Arun Agrawal, Shyam Babu Singh, "Analytical discussion of single electron transistor (SET)", *International Journal of Soft Computing and Engineering (IJSCE)*, ISSN: 2231-2307, Volume 2, Issue 3, July 2012.

- [4] Amirthalakshmi.T.M, Dr. Selvakumarraja. S, “The upcoming VLSI based integrated circuits : A recent survey of Nanodevices”, International journal of advances in science and technology, volume-1, issue-2, June 2014.
- [5] D. Krishnaveni, 1 2M. GeethaPriya and 3K.Baskaran,” Design of an Efficient Reversible 8x8 Wallace Tree Multiplier”, World Applied Sciences Journal, 20(8): 1159-1165, 2012.
- [6] Amirthalakshmi. T. M, Dr. Selvakumarraja. S, “Design of low power reversible compressors using single electron transistor”, ARPN journal of engineering and applied sciences, volume 11, issue 1, January 2016.
- [7] Konstantin k. Likharev. (1999), Single- electron device and their applications. Proc. IEEE. 87: 606-632.
- [8] R. Feynman, “Quantum mechanical computers”, Optical News, vol. 11, pp.11-20,1985.
- [9] A. Peres, “Reversible logic and quantum computers”, Physical Review: A, vol. 32, Issue no. 6, pp. 3266-3276, 1985.
- [10] T. Toffoli, “Reversible computing”, In Automata, Languages and Programming, Springer-Verlag, pp. 632-644, 1980.
- [11] E. Fredkin and T. Toffoli, “Conservative logic”, Intl. Journal of Theoretical Physics, pp. 219-253, 1982.
- [12] Islam S. and M. Mahbubur Rahman,”Efficient Approaches for Designing Fault Tolerant Reversible Carry Look-Ahead and Carry- Skip Adders”, MASAUM Journal of Basic and Applied Sciences, Vol.1, Issue No.3, pp. 354-360, 2009.
- [13] Shefali Mamataj, Biswajit Das, Anurima Rahaman “An Ease implementation of 4-bit Arithmetic Circuit for 8 Operation by using a new reversible COG gate”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 3, Issue 1, 2014.
- [14] Parminder Kaur & Balwinder Singh Dhaliwal “Design of Fault Tolerant Full Adder/Subtractor Using Reversible Gates”International Conference on Computer Communication and Informatics , Coimbatore, INDIA, Jan. 10 – 12, 2012.
- [15] Prashanth N G, Savitha A P, M B Anandaraju, Nuthan A C, “Design and Synthesis of Fault Tolerant Full Adder/Subtractor using Reversible Logic Gates”. International Journal of Engineering Research and Applications (IJERA), Vol. 3, Issue 4, pp.137-142, 2013.
- [16] Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Ahsan Raja Chowdhary and Syed Mostahead Ali Chowdhary”Synthesis of full adder ckt using Reversible logic”.17th international conference on VLSI Design Mumbai, India, pp 757-760, 2004.