

Analysis of Multilevel Inverter with Boost Converter for Single Phase System

K. Dhineshkumar* C. Subramani and G. Prakash*****

Abstract : Numerous mechanical applications have started to require higher force contraction lately. Some medium voltage engine drives and utility applications require medium voltage and megawatt power level. A diminished switch level converter accomplishes high power evaluations, as well as empowers the utilization of renewable vitality sources. The proposed five level topology with help converter construction modeling depends on a full-connect topology with extra power switch and four diodes associated with the midpoint of the DC Link. Subsequent to the two included levels are acquired by the release of the two capacitors of the DC Link, the adjusting of the midpoint voltage is gotten with a particular PWM methodology. Boost converter used to venture up the Voltage level.

Keywords : Boost converter, PWM technique, Reduced switching devices, five level inverter.

1. INTRODUCTION

Concerning symphonious contortion content, power variable and DC current segments, the yield current of lattice associated power converters should agree to power supply organizations necessities. As of late, converter topologies utilizing high-recurrence transformer rather than a line recurrence one have been explored keeping in mind the end goal to diminish size and weight discussed in [1]&[2]. The exchange off between high proficiency and minimal effort is a hard undertaking for these architectures, since they require a few force stages. Then again, in low power applications, global benchmarks permit the utilization of lattice joined force converter with no galvanic disconnection, hence permitting the alleged transformer less architectures discussed in [3]&[4]. It concerns the utilization of multilevel topologies for single-stage converters, yet keeping in mind the end goal to stay connected to a down to earth usage, the unipolar PWM connected to a full extension topology is taken as reference. It is critical to note that in this paper the term unipolar PWM alludes to a three level yield voltage, whose first exchanging symphonious dwells at double the exchanging recurrence. The unipolar PWM is constantly connected to a full-connect structure. Multilevel topologies permit lessening the consonant substance of the converter yield voltage, permitting the utilization of littler and less expensive yield channels. Additionally these topologies are normally described by a solid decrease of the exchanging voltages over the force switches, permitting the lessening of exchanging force misfortunes and EMI. An inverter is an electrical gadget that changes over direct present (DC) to exchanging current (AC). The changed over AC can be at any required voltage and recurrence with the utilization of suitable transformers, exchanging, and control circuits. Static inverters have no moving parts and are utilized as a part of an extensive variety of utilizations, from little exchanging power supplies in PCs, to expansive electric utility high-voltage direct current applications that vehicle mass force. In [5] Inverters are generally used to supply AC power from DC sources, for example, sun

* Department of EEE, St.Peter's University, Chennai csmsrm@gmail.com

** Department of EEE, SRM University, Chennai

*** Department of EEE, Sri Sairam Institute of Technology, Chennai

oriented boards or batteries. The electrical inverter is a high-control electronic oscillator. It is so named on the grounds that early mechanical AC to DC converters were made to work backward, and along these lines were “altered”, to change over DC to AC. The inverter performs the inverse capacity of a rectifier.

2. FIVE LEVEL INVERTER

Another multilevel inverter topology utilizing a H-span yield stage with a bidirectional helper switch. The new topology delivers a noteworthy lessening in the quantity of force gadgets and capacitors required to execute a multilevel yield. In [6] the new topology accomplishes a 37.5% diminishment in the quantity of principle force switches required and utilizes no a greater number of diodes or capacitors than the second best topology in the writing, the Asymmetric Cascade setup




Figure 1: Existing Five level Inverter

As of late, industry has started to request higher force gear, which now achieves the megawatt level. Controlled air conditioning drives in the megawatt extent are typically associated with the medium voltage system.

Today it is difficult to associate a solitary semiconductor change straightforwardly to medium voltage frameworks. Thus, another group of multilevel inverters has developed as the answer for working with higher voltage levels.

Multilevel inverters incorporate a variety of force semiconductors and capacitor voltage sources, the yield of which produce voltages with ventured waveforms. The compensation of switches grant the expansion of capacitor voltages, which comes about as high voltage at yield, while the force semiconductor must withstand just diminished voltages. The term multilevel, begins with the three level inverter presented by NABAE. By expanding the quantity of levels in the inverter, the yield voltages have more steps creating a stair case waveform which has diminished consonant contortion. In any case, a high number of levels builds the control intricacy and presents the voltage awkwardness issues.

Also, a few tweaks and control systems have been created or embraced for multilevel inverters including the accompanying: Multilevel sinusoidal heartbeat width modulation(PWM) .Multilevel specific symphonious end and ,Space vector balance (SVM).

They create littler basic mode (CM) voltage consequently decreasing the weight on the engine direction. Likewise, utilizing modern adjustment strategies, CM voltages can be eliminated in [7]. They can work with lower exchanging frequency. Switching anxiety and EMI are low. They are suitable for medium and high power applications. The new topology accomplishes a 37.5% diminishment in the quantity of principle force Switches required utilizing just five controlled force switches rather than the eight required in any of the other three configurations discussed in [8]. The assistant switch voltage and current appraisals are lower than the ones required by the fundamental controlled switches Reduction in number of diodes and capacitor:

The new arrangement diminishes the quantity of diodes by 60% (eight rather than 20) and the quantity of capacitors by half (two rather than four) when contrasted and the diode braced configuration. The new setup lessens the quantity of capacitors by 80% (two rather than 10) when contrasted and the capacitor clasped design.The new arrangement utilizes no more diodes or capacitors that the second best topology

in the table, the unbalanced course setup. Also, since the two capacitors are joined in parallel with the fundamental dc control supply, no critical capacitor voltage swing is delivered amid ordinary operation, staying away from an issue that can confine working extent in some other multilevel arrangements.

3. PROPOSED FIVE LEVEL INVERTER

The Fig.2 demonstrates the changing mix required to produce yield voltage level V_s . In fig.5 Disp1 is ON, associating the heap positive terminal to V_s , and Disp4 is ON, uniting the heap negative terminal to ground. All other controlled switches are OFF; the voltage connected to the heap terminals is V_s . Fig. 2 shows the present ways that are dynamic at this stage.




Figure 2: Switching combination required to generate output voltage level V_s

Half-level positive yield, $V_s/2$: In fig 3 the helper switch, Disp 5 is ON, associating the heap positive terminal to point A, through diodes D5 and D8, and Disp4 is ON, uniting the heap negative terminal to ground. All other controlled switches are OFF; the voltage connected to the heap terminals is $V_s/2$.




Figure 3: Switching combination required to generate output voltage ($-V_s/2$)




Figure 4: Switching combination required to generate output voltage level zero

In fig.4 the two main switches Disp3 and Disp4 are ON, short-circuiting the load. All other controlled switches are OFF; the voltage applied to the load terminals is zero. Fig. 4 shows the current paths that are active at this stage.

Half-level negative yield, - Vs/2

In fig.5 the helper switch, Disp5 is ON, uniting the heap positive terminal to point A, through diodes D6 and D7, and Disp2 is ON, joining the heap negative terminal to Vs. All other controlled switches are OFF; the voltage connected to the heap terminals is $-Vs/2$.




Figure 5: Switching combination required to generate output voltage ($-Vs/2$)

In fig.6 Disp2 is ON, interfacing the heap negative terminal to, and Disp3 is ON, uniting the heap positive terminal to ground. All other controlled switches are OFF; the voltage connected to the heap terminals is $(- Vs)$. Fig. 6 demonstrates the present ways that are dynamic at this stage.




Figure 6: Switching combination required to generate output voltage level (V_s)

It is a class of exchanged mode control supply (SMPS) containing no less than two semiconductor switches (a diode and a transistor) and no less than one vitality stockpiling component, a capacitor, inductor, or the two in mix. Channels made of capacitors (some of the time in blend with inductors) are typically added to the yield of the converter to diminish yield voltage swell. Power for the support converter can originate from any suitable DC sources, for example, batteries, sun based boards, rectifiers and DC generators. A procedure that progressions one DC voltage to an alternate DC voltage is called DC to DC transformation. A support converter is a DC to DC converter with a yield voltage more noteworthy than the

source voltage. A boost converter is once in a while rang a stage converter since it “ventures up” the source voltage. Since force ($P=VI$) must be monitored, the yield current is lower than the source current. For high productivity, the SMPS switch must turn on and off rapidly and have low misfortunes. The approach of a business semiconductor switch in the 1950s spoke to a noteworthy turning point that made SMPSs, for example, the boost converter conceivable. The significant DC to DC converters were created in the mid 1960s when semiconductor switches had gotten to be accessible. The airplane business’ requirement for little, lightweight, and proficient force converters prompted the converter’s fast improvement.

Table 1
Switching Pattern

Disp1	Disp2	Disp3	Disp4	Disp5	VL
ON	OFF	OFF	ON	OFF	V_s
OFF	OFF	OFF	ON	ON	$V_s/2$
OFF	OFF	ON	ON	OFF	0
OFF	ON	OFF	OFF	ON	$-V_s/2$
OFF	ON	ON	OFF	OFF	$-V_s$

4. RESULTS & DISCUSSION

The figure7 shows Simulation circuit for proposed five level with boost converter




Figure 7: Simulated Circuit Diagram




Figure 8: Input Voltage of Inverter




Figure 9: Output Current of Five Level Inverter

The fig 9 shows the simulated Output Current for the proposed five level with boost converter and THD analysis also mentioned in figure 10.

5. CONCLUSION

In this proposed topology by giving an information voltage of 100V, and yield of five level inverter as 200V, 100V, 0V, -100V, -200V and yield current of 2A, 1A, 0A, -1A, -2A is obtained. The total Harmonic distortion = 40.78%. when contrasted and 41.2% of the current method. The PWM methodology was picked so as to get the base number of compensations to boost productivity. The converter topology utilizes the midpoint voltage of the DC Link to give two more yield voltage levels, diminishing exchanging power misfortunes and EMI. The adjusting of the midpoint voltage was considered and a suitable control ready to make up for the unavoidable framework asymmetries was produced.




Figure 10: FFT analysis of MLI

6. REFERENCES

1. D. Infield, P. Onions, A. Simmons, and G. Smith, "Power quality from multiple grid-connected single-phase inverters," *IEEE Trans. Power Del.*, vol. 19, no. 4, pp. 1983 – 1989, Oct. 2004.
2. R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless single-phase multilevel-based photovoltaic inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2694 – 2702, Jul. 2008.
3. S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. Franquelo, B. Wu, J. Rodriguez, M. P. Andreu, and J. Leon, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553 – 2580, Aug. 2010.
4. J.-S. Lai and F. Z. Peng, "Multilevel converters—a new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509 – 517, May 1996.
5. R. H. Baker and L. H. Bannister, "Electric Power Converter," U.S. Patent 3 867 643, Feb. 1975.
6. J. Rodríguez, J.S. Lai, and F. Z. Peng, "Multilevel Inverters: A Survey of Topologies, Controls, and Applications", *IEEE Transactions on Industrial Electronics*, Vol. 49, No. 4, August 2002, pp. 724-739
7. C. Govindaraju and K. Baskaran, "Performance Improvement of Multiphase Multilevel Inverter Using Hybrid Carrier Based Space Vector Modulation", *International Journal on Electrical Engineering and Informatics - Volume 2, Number 2, 2010*, pp 137- 149.
8. C. Govindaraju and Dr. K. Baskaran, "Optimized Hybrid Phase Disposition PWM Control Method for Multilevel Inverter", *International Journal of Recent Trends in Engineering*, Vol 1, No. 3, May 2013, pp 129-134
9. S. Masri and P. W. Chan, "Design and development of a dc-dc Boost converter with constant output voltage", *IEEE, International conference on Intelligent and Advanced systems (ICIAS)*, June 2012.