# Two New First Order All Pass Filters Based on Differential Difference Complementary Current Conveyor

## P.V.S.M. Krishna<sup>1</sup>, Avireni Srinivasulu<sup>2</sup> and R.K. Lal<sup>3</sup>

<sup>1</sup>Department of Electronics & Communication Engineering, Birla Institute of Technology, Meshra <sup>2</sup>Vignan's University (VFSTR University), Vadlamudi-522 213, Guntur, A.P, India <sup>3</sup> Department of Electronics & Communication Engineering, Birla Institute of Technology, Mesra-835 215, Ranchi, Jharkhand, India Email: pvsmk@hotmail.com

#### ABSTRACT

The aim of this paper is to analyze two new all-pass filters which provide better gain as well as phase response at high and low frequencies, using optimum number of passive components with no need for matching of elements. The proposed filters are of first-order and employ Differential Difference Complementary Current Conveyor (DDCCC) as active element. The first proposed topology is using one DDCCC, one grounded resistor and one floating capacitor. Second proposed topology is using one DDCCC, one grounded capacitor and one floating resistor. The theoretical results are verified with SPICE simulation using model parameters of  $0.5 \ \mu m$  CMOS process. These configurations are suitable for very large scale integration (VLSI) realization and find applications in high-Q band-pass filters, phase modulators, quadrature oscillators and multiphase oscillators.

Index terms: Current conveyor; CCII; DDA; DDCC±; DDCCC; all-pass filter; SPICE,

## 1. INTRODUCTION

Current conveyor offers an alternative way of abstracting complex circuit function into easier one. So, from the recent past, researchers are paying attention on current conveyor for developing an application either through-current mode or voltage-mode approach. It is also popular due to its high performance, low power consumption, high bandwidth, high output voltage swing and functional versatility [1]-[11]. But there is a drawback with CCII. It has only one input voltage terminal. This paper used DDCCC as an active element which offers the combined features of CCII and DDA like high-input impedance and arithmetic operation capability. So DDCCC has now become a versatile basic building block for realization of amplifiers, filters, and oscillators [11].

This paper concentrated on all-pass filters. All-pass filters are used to correct any phase shifts occurring due to the operation of analog filters, without altering the amplitude of input signal. They are also used in the design of quadrature and multiphase oscillators [4]-[9], [11]-[14]. Recently, many all-pass filters have been proposed. Some of them have CCI or CCII as an active element [8], [13]-[15]. Some have passive component matching restrictions [4-6], [11], [15]-[18]. Some used more number of active elements or passive elements [7, 13, 15]. Some used floating capacitor which is

not suitable in fabrication point of view [5, 6, 12, 13]. All the above DDCC based all-pass networks used either DDCC+ or DDCC-. In this paper we are using DDCC as a single unit called Differential Difference Complementary Current Conveyor (DDCCC) [10, 11, 17].

### 2. DDCCC FUNDAMENTALS

The symbol of six-port DDCCC is shown in Fig. 1. The internal structure of this device is shown in Fig. 2. It can be characterized by the following matrix-relation between various voltage and current variables [18]-[20].

$I_{Y1}$	]	0	0	0	0	0	0 ][	$V_{Y1}$
$ I_{Y2} $		0	0	0	0	0	0	V <sub>Y2</sub>
I <sub>Y3</sub>	_	0	0	0	0	0	0	V <sub>Y3</sub>
$V_X$	-	$\beta_1$	$-\beta_2$	$\beta_3$	0	0	0	$I_X$
$I_{Z+}$		0	0	0	$\alpha_1$	0	0	$-I_X$
$I_{Z-}$		0	0	0	0	$\alpha_2$	0	$V_Z$

In the DDCCC,  $Y_1$ ,  $Y_2$ , and  $Y_3$  are three voltage input terminals with high input impedance. X is a low impedance current input terminal. Z+ and Z- are two high impedance current output terminals. The hybrid matrix can be represented by the following equations:

$$I_{Y1} = I_{Y2} = I_{Y3} = 0, V_X = \beta_1 V_{Y1} - \beta_2 V_{Y2} + \beta_3 V_{Y3}, I_{Z+} = \alpha_1 I_X \text{ and } I_{Z-} = -\alpha_2 I_X$$
 (2)

Here  $\alpha_1$  and  $\alpha_2$  represent the current tracking errors from X to Z+ and Z- terminals respectively.  $\beta_1$ ,  $\beta_2$  and  $\beta_3$  represent the voltage tracking errors from Y<sub>1</sub>, Y<sub>2</sub>, Y<sub>3</sub> to X terminal. Ideally  $\beta_1 = \beta_2 = \beta_3 = \alpha_1 = \alpha_2 = 1$ . Actually these tracking errors arise due to parasitic capacitance and resistance of the DDCCC.



Figure 1: Symbol for DDCC



Figure 2: Device level presentation of DDCCC

### 3. PROPOSED DESIGN

To improve the circuit performance, the proposed topology has floating element. The first topology shown in Fig. 3 has one grounded resistor connected to  $Y_2$  terminal and one floating capacitor connected between input and output terminals. The floating capacitor by-passes the active element completely. If we analyze the circuit at high frequencies, we see that capacitor will become short circuit at  $V_i = V_0$ . Ideally, its voltage transfer function is given by

$$\frac{V_o(s)}{V_i(s)} = \frac{sCR - 1}{sCR + 1}$$
(3)

It provides 180<sup>0</sup> to 0<sup>0</sup> phase shift. And the phase response is given by

 $\phi(\omega) = 180^0 - 2\tan^{-1}(\omega CR) \tag{4}$ 



Figure 3: Proposed all-pass filter with grounded resistor



Figure 4: Proposed all-pass filter with grounded capacitor

The second topology shown in Fig. 4 has one grounded capacitor and a floating resistor is connected between input and output terminals. Ideally its voltage transfer function is given by

$$\frac{V_o(s)}{V_i(s)} = \frac{1 - sCR}{1 + sCR} \tag{5}$$

It provides 0<sup>0</sup> to 180<sup>0</sup> phase shift. Its phase response is given by

$$\phi(\omega) = -2\tan^{-1}(\omega CR) \tag{6}$$

#### 4. NON-IDEAL ANALYSIS

Due to grounded X terminal, the intrinsic resistance at terminal X does not affect the circuit performance or the filter pole [8]. Here we took in to account the tracking errors and calculated the gain and phase response.

From Fig. 3, we can write voltage transfer function as

$$\frac{V_o(s)}{V_i(s)} = \frac{\alpha_2 \beta_2 s CR - \alpha_1 \beta_3}{\alpha_2 \beta_2 s CR + \alpha_1 \beta_1}$$
(7)

and phase response as

$$\phi(\omega) = 180^{\circ} - \tan^{-1} \frac{\alpha_2 \beta_2 \omega CR}{\alpha_1 \beta_3} - \tan^{-1} \frac{\alpha_2 \beta_2 \omega CR}{\alpha_1 \beta_1}$$
(8)

From Fig. 4, we can write voltage transfer function as

$$\frac{V_o(s)}{V_i(s)} = \frac{\alpha_2 \beta_2 - \alpha_1 \beta_3 s C R}{\alpha_2 \beta_2 + \alpha_1 \beta_1 s C R}$$
(9)

and the phase response as

$$\phi(\omega) = -\tan^{-1} \frac{\alpha_1 \beta_3 \omega CR}{\alpha_2 \beta_2} - \tan^{-1} \frac{\alpha_1 \beta_1 \omega CR}{\alpha_2 \beta_2}$$
(10)

## Effects Of Non-Ideality On Pole Frequency:

Ideally, from Eqs. (2) and (4), we can observe that the pole/zero frequency will be  $\omega_{p/z} = 1/RC$  and its sensitivity due to passive element is  $S_{R,C}^{\omega_{p/Z}} = 1$ . From Eqs. (4) and (5) we can observe that the pole frequency is different from the zero frequency and it is given by the following characteristic equations.

For Fig. 3, 
$$\omega_P = \alpha_1 \beta_1 / \alpha_2 \beta_2 RC$$
,  $\omega_Z = \alpha_1 \beta_3 / \alpha_2 \beta_2 RC$  and

For Fig. 4,  $\omega_P = \alpha_2 \beta_2 / \alpha_1 \beta_1 RC$ ,  $\omega_Z = \alpha_2 \beta_2 / \alpha_1 \beta_3 RC$ 

After analysis we found that the sensitivity of pole or zero frequency due to DDCCC is not more than unity. The sensitivities for Fig. 3 are given by

$$\left|S_{\alpha_{1}\alpha_{2}\beta_{1}\beta_{2}}^{\omega_{p}}\right| = 1 \tag{11}$$

$$\left|S_{\alpha_{1}\alpha_{2}\beta_{2}\beta_{3}}^{\omega_{2}}\right| = 1 \tag{12}$$

and for Fig. 4, they are given by

$$\left|S^{\omega_p}_{\alpha_1\alpha_2\beta_1\beta_2}\right| = 1 \tag{13}$$

$$\left|S_{\alpha_1\alpha_2\beta_2\beta_3}^{\omega_2}\right| = 1 \tag{14}$$

## 5. SIMULATION RESULTS

The proposed all-pass filters were simulated using PSPICE with 0.5  $\mu$ m MITEC parameters. The parameters are given in table 1 and the aspect ratios of transistors are given in table 2.

Table 1. 0.5 µm MIETEC CMOS process model parameters; LEVEL-3.

```
MODEL NT NMOS LEVEL=3
```

+UO=460.5 TOX=1.0E-8 TPG=1 VTO=.62 JS=1.8E-6+XJ=.15E-6 RS=417 RSH=2.73 LD=0. ETA=0+VMAX=130E3 NSUB=1.71E17 PB=.761 PHI=0.905+THETA=0.129 GAMMA=0.69 KAPPA=0.1 AF=1+WD=.11E-6 CJ=76.4E-5 MJ=0.357CJSW=5.68E-10+MJSW=0.302 CGSO=1.38E-10 CGDO=1.38E-10+CGBO=3.45E-10 KF=3.07E-29 DELTA=0.42+NFS=1.2E11

MODEL PT PMOS LEVEL=3

+UO=100 TOX=1.0E-8 TPG=1 VTO=-.58 JS=3.8E-6+XJ=.1E-6 RS=886 RSH=1.81 LD=0.03EETA=0+VMAX=115E3 NSUB=2.08E17 PB=.911PHI=0.905+THETA=0.120 GAMMA=0.76 KAPPA=2 AF=1+WD=.14E-6 CJ=85E-5 MJ=0.429 CJSW=4.67E-10 +MJSW=0.631 CGSO=1.38E-10 CGDO=1.38E-10+CGBO=3.45E-10 KF=1.08E-29 DELTA=0.81 +NFS=0.52E11

The supply voltages of proposed all-pass filter circuits are  $\pm 2.5$  V and the biasing voltage V<sub>B</sub> is -1.7 V. The simulation results of all-pass network shown in Fig. 3 are given in Fig. 5, Fig. 6 and Fig. 7 and those of all-pass network shown in Fig. 4 are given and Fig. 8 and Fig. 9. The passive component values selected are R=10 k $\Omega$ , C = 100 pF and the pole frequency  $f_0$  = 159 KHz.

TRANSISTOR	W (μm)	L (µm)
M <sub>1</sub> , M <sub>2</sub> , M <sub>4</sub> , M <sub>5</sub>	0.8	0.5
M <sub>3</sub> , M <sub>6</sub>	14.4	0.5
M <sub>7</sub> , M <sub>8</sub>	4.0	0.5
M <sub>9</sub> , M <sub>11</sub> , M <sub>13</sub> , M <sub>15</sub> , M <sub>16</sub>	10.0	0.5
$M_{10}, M_{12}, M_{14}, M_{17}, M_{18}$	45.0	0.5

Table 2. Transistors Aspect Ratios.



Figure 5: Phase and magnitude plots of the proposed circuit of Fig. 3 for R = 10 k $\Omega$ , and C= 100 pF



Figure 6: Phase plots of the proposed circuit of Fig. 3 for C= 100 pF and for different values of R (10 k $\Omega$ , 20 k $\Omega$ , 40 k $\Omega$ , 60 k $\Omega$ , 80 k $\Omega$ , 100 k $\Omega$ )



Figure 7: Dependence of output voltage harmonic distortion on input voltage frequency for 0.3 V (peak to peak) of the proposed all-pass filter of Fig. 3



Figure 8: Phase and magnitude plots of the proposed circuit of Fig. 4 for R = 10 k $\Omega$ , and C= 100 pF



Figure 9: Dependence of output voltage harmonic distortion on input voltage frequency for 0.3 V (peak to peak) of the proposed all-pass filter of Fig. 4.

#### 6. CONCLUSIONS

Two new DDCCC based all-pass filters are proposed. Both use optimum and canonical number of passive components. So there is no need for passive component matching. No capacitors are connected at X terminal. We found that Total Harmonic Distortion (THD) of both circuits is less than 5%. However its value is decreasing for first proposed circuit with increasing frequency and it is less than 2.5%. The first circuit has grounded resistor which provides the tunable property. It has a feed-forward capacitor that is connected between input and output. So it is suitable for high frequency operation [16]. The circuits are verified using SPICE simulation and the simulated results agreed with theoretical ones.

#### REFERENCES

- [01] I. A. Khan and S. Maheshwari, Simple first order all-pass filters using a single CCII, *Int. J. Electron.* **87**(3) (2000) 303-306.
- [02] A. Srinivasulu, A novel current conveyor-based Schmitt trigger and its application as a relaxation oscillator, *Int. J. Circuit Theo. and Appl.* DOI: 10.1002/cta.669.
- [03] D. Pal, A. Srinivasulu and M. Goswami, Novel current-mode waveform generator with independent frequency and amplitude control, *Proc. IEEE Int. Symp. Circuits* and Systems (2009), pp.2946-2949.
- [04] Avireni Srinivasulu, "Current conveyor based relaxation oscillator with tunable grounded resistor/capacitor", International Journal of Design, Analysis and Tools for Circuits and Systems (Hong-Kong), vol. 3, no. 2, pp. 1-7, Nov 2012. ISSN: 2071-2987.
- [05] N. Pandey and S. K. Paul, All-pass filters based on CCII- and CCCII-, Int. J. Electron. 91(8) (2004) 485-489.
- [06] O. Cicekoglu, H. Kuntman and S. Berk, All-pass filters using a single current conveyor, Int. J. Electron. 86(8) (1999) 947-955.
- [07] J. W. Horng, Current conveyor based all-pass filters and quadrature oscillators employing grounded capacitors and resistors, *Comp. and Electri. Engi.* **31** (2005) 81-92.
- [08] M. Kumngern and K. Dejhan, High input low-output impedance voltage-mode allpass networks, *Proc. Integrated Circuits, ISIC* (2009), pp.381-384.
- [09] A. Fabre, O. Saaid and H. Barthelemy, On the frequency limitations of the circuits based on second generation current conveyors, *Analog Integrated Circuits Signal Process*, 7 (1995) 113-126.
- [10] S.S. Gupta and R. Senani, Comments on CMOS differential difference current conveyors and their applications, *IEE Proc. Circuits Dev. Syst.* **148**(6) (2001) 335-336.

- [11] W. Chiu, S.I. Liu, H.W. Tsao and J.J. Chen, CMOS differential difference current conveyors and their applications, *IEE Proc. Circuits Dev. Syst*, **143**(2) (1996) 91-96.
- [12] P. Kumar, A. U. Keskin and K. Pal, Wide-band resistorless all-pass sections with single element tuning, *Int. J. Electron.* 94(6) (2007) 597-604.
- [13] S. Minaei and O. Cicekoglu, A resistorless realization of the first-order all-pass filter, Int. J. Electron. 93(3) (2006) 177-183.
- [14] J. W. Horng, C. L. Hou, C-M. Chang, W-Y. Chung, H-L. Liu and C-T. Lin, High output impedance current-mode first-order all-pass networks with four grounded components and two CCIIs, *Int. J. Electron.* **93**(9) (2006) 613-621.
- [15] M. A. Ibrahim, H. Kuntman and O. Cicekoglu, First-order all-pass filter canonical in number of resistors and capacitors employing a single DDCC, *Circuit, Syst. Signal Proce. J.* 22(5) (2003) 525-536.
- [16] J-W. Horng, C.L. Hou, C.M. Chang, W.Y. Chung, C.T. Lin, I.C. Shiu and W-Y. Chiu, First-order all-pass filter and sinusoidal oscillator using DDCCs, *Int. J. Electron.* 93(7) (2006) 457-466.
- [17] M. A. Ibrahim, H. Kuntman and O. Cicekoglu, A very high-frequency CMOS selfbiasing complementary folded cascade differential difference current conveyor with application examples, *Circuit and System*, 1 (2002) 279-282.
- [18] Metin Bilgin, O. Cicekoglu and K. Pal, DDCC based all-pass filters using minimum number of passive elements, *Proc.* IEEE MWSCAS/NEWCAS, (2007) 518-521.
- [19] R.J. Baker, H.W.Li and D.E. Boyce, CMOS Circuit Design, Layout and Simulation, Chapter 7, IEEE Press, New York, 1998.
- [20] P.V.S.M Krishna, Naveen. K, Avireni Srinivasulu and R.K.Lal, "Differential difference current conveyor based cascadable voltage mode first order all pass filters," Proc. Recent Researches in Circuits, Systems, Communications and Computers (ECCTD'11), Puerto De La Cruz, Tenerife, Dec 10-12, 2011, pp. 128-132.