

Simulation of 11 Level Hybrid Cascade-Stack (HCS) Inverter with Reduced Number of Switches

Shaik Nagul Meeravali*, K.S. Srikanth** and M.C. Rao***

Abstract: This paper presents a new multilevel topology based on cascaded hybrid multi-level (HCS) inverter. There are different topologies for cascaded inverters for reducing the switches, power loss. The output voltage is increased and the number of switches is reduced with the HCS inverter. Due to this reduction in number of on-state switches, power loss and voltage drop is reduced. Simulation results for 11 level symmetric form of converter is described.

1. INTRODUCTION

The development in the multilevel inverters for industry applications are increased today. The main use of multilevel concept is to generate pure sinusoidal output signal with the help of dc link voltage. The concept of multilevel inverters are classified in three configurations namely (a) diode clamped, (b) flying capacitors and (c) cascaded type multilevel inverter. In case of diode clamped inverter it is not possible to obtain the balanced voltages. Flying-capacitor inverters are used for medium voltages and have the advantages like equal voltage stress on power switches, self balancing of capacitors and no need for a transformer.

Cascade multilevel inverter is designed by a series of half bridge, full bridge and other sources. General type cascaded multilevel inverter is formed from H-Bridge units. H-Bridge consists of 4 switches in which pair of switches are operated in a complementary fashion. Each inverter consists of a DC source that produces zero, positive and negative voltages at its output terminal. H-Bridge consists of 4 switches

The proposed multilevel hybrid cascaded-stack (HCS) is shown in Figure 2. HCS is composed of four switches and two equal amplitude DC sources. In order to avoid the undesirable conduction of a middle switch a directional switch is used in each unit.

Figure 3 shows the configuration structure for HCS topology and from this system the output voltage generated is $2V_n$ for n^{th} unit.

The range of voltages under symmetric configuration is expressed as:

$$V_i = V_1; i = 1, 2, \dots, n \quad (1)$$

The output voltage obtained from the each basic unit is in terms of $2V_1$. Therefore, the output from the n^{th} unit is expressed as,

$$V(n) = (4n - 1) V_1 \quad (2)$$

The essential unit displayed in Figure 2 in the symmetric arrangement delivers a 11-level voltage waveform. Its exchanging states are represented in Table 1. In view of this table, the operational rule of the HC-S multilevel inverter will be a great deal more intelligible. The center bidirectional switch works in a reciprocal way with two IGBTs on the top and base of the essential unit. Hence, it is 'on' when the finish and base IGBTs are off.

* EEE Department, Prakasam College of Engineering, Kandukur

** K.L. University, Vaddeswaram

*** Department of Physics, Andhra Loyola College, Vijayawada




Figure 1: Cascaded H-bridge multilevel converter




Figure 2: Proposed HCS topology under single basic unit




Figure 3: Proposed HCS Converter

Table 1
Switching states of the 11-level symmetric proposed topology.

State no.	Switching state				V_o	I_o
	S_{11}	S_{21}	H_1	T		
1	1	0	0	1	$+5V_1$	+
2	0	0	0	1	$+4V_1$	+
3	0	1	0	1	$+3V_1$	+
4	1	0	0	0	$+2V_1$	+
5	0	0	0	0	$+V_1$	+
6	0	1	0	0	0	
7	0	0	1	1	$-V_1$	-
8	0	1	1	1	$-2V_1$	-
9	1	0	1	1	$-3V_1$	-
10	0	0	1	0	$-4V_1$	-
11	0	1	1	0	$-5V_1$	-

2. COMPARISON STUDY

The DC voltage wellsprings of the HCS Inverter and the customary course inverter are equivalent numerically, and equivalent to $2n + 1$, where n is the no. of units. In some investigation, correlations are done by number of bidirectional switches rather than the quantity of IGBTs, which brought about more prominent lessening of number of switches. Along these lines, it is not precise examination.

The number of switches and Peak Inverse Voltage (PIV) in the proposed system is obtained as follows:

$$N_{\text{switches}} = (m/2) + (5/2) \quad (4)$$

$$\text{Peak inverse Voltage (PIV)} = (13/6) \times m + (37/6) \quad (5)$$

Table 2
Comparison of conventional cascaded multilevel inverter and Proposed HCS Inverter

	<i>Conventional Method</i>	<i>Proposed Method</i>
DC Sources	$2n + 1$	$2n + 1$
Switches	$8n + 4$	$6n + 2$
Output Levels	$12n + 3$	$12n - 1$
V_{max}	$6n + 1$	$6n - 1$
Peak Inverse Voltage	$20n + 4$	$26n - 4$
On-State Switches	$4n + 2$	$3n + 1$

3. SWITCHING POWER LOSSES

In general the losses in the proposed system are in 2 types:

1. IGBT switching losses
2. Power Loss in antiparallel diode

The power loss in the IGBT is given by

$$P_{\text{IGBT},s} = (E_{\text{on},s} + E_{\text{off},s})f_{\text{IGBT}} \quad (6)$$

Where, $P_{IGBT,s}$ – Switching Power Loss in IGBT

$E_{on,s}$ – Turn on loss in IGBT

$E_{off,s}$ – Turn off loss in IGBT

f_{IGBT} – switching frequency

The power loss in antiparallel diode is given by,

$$P_{anti_D} = (E_{on, anti_D} + E_{off, anti_D})f_{IGBT} \quad (7)$$

The conduction power loss rely on upon the quantity of moves, and they are affected by the adjustment strategy. At long last, the aggregate conduction power loss can be figured as takes after:

$$P_{IGBT} = \sum_{i=1}^n P_{IGBT, Si} + P_{IGBT, anti_Di} \quad (8)$$

Where n is determined by the switching pattern and indicates the number of turned-on IGBTs.

4. SIMULATION RESULT

Figure 4 illustrates the simulation results for 11 Level proposed HCS inverter. The simulation results for output voltage and current and its phase difference is shown in Figure 4.




Figure 4: Waveform for output voltage and current for HCS converter

5. CONCLUSION

In this paper, a new multilevel topology based on multilevel hybrid cascade-stack (HCS) inverter, which is obtained by the series connected modules. This topology is compared with other topologies and it is shown that the number of active switches are reduced which reduces the voltage drop. The future work for this topology is extended to the 23 level and 31-Level symmetric and asymmetric modes which improves the THD of the output voltage.

References

1. Mahdi Toopchi Khosroshahi, Ali Ajami, Ata Ollah Mokhberdoran, Mohammadreza Jannati OsKuee, Multilevel hybrid cascade-stack inverter with substantial reduction in switches number and power losses, *Turkish Journal of Electrical Engineering & Computer Sciences*, (2015) 23: 987-1000.
2. Nami A, Zare F, Ghosh A, Blaabjerg F. A hybrid cascade converter topology with series-connected symmetrical and asymmetrical diode-clamped H-bridge cells. *IEEE Transactions on Power Electronics* 2011; 26: 51-65.
3. Hasegawa K, Akagi H. A new DC-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter. *IEEE Transactions on Industrial Applications* 2011; 47: 841-852.

4. Meynard T, Foch H. Multi-level conversion: high voltage choppers and voltage-source inverters. In: *IEEE 1992 23rd Annual Power Electronics Specialists Conference*; 1992: IEEE. pp. 397-403.
5. Marchesoni M, Mazzucchelli M, Tenconi S. A non-conventional power converter for plasma stabilization. In: *IEEE 1988 19th Annual Power Electronics Specialists Conference*; 1988: IEEE. pp. 122-129.
6. Marchesoni M, Vaccaro L. Operating limits in multilevel MPC inverters with active front ends. In: *International Symposium on Power Electronics Electrical Drives Automation and Motion*; 2010. pp. 192-197.
7. Yuan X, Stemmler H, Barbi I. Self-balancing of the clamping capacitor-voltages in the multilevel capacitor-clamping inverter under sub-harmonic PWM modulation. *IEEE Transactions on Power Electronics* 2001; 16: 256-263.
8. Malinowski M, Gopakumar K, Marcelo J, Perez A. A survey on cascaded multilevel inverters. *IEEE Transactions on Industrial Electronics* 2010; 57: 2197-2206.
9. Ebrahimi J, Babaei E, Gharehpetian G. A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications. *IEEE Transactions on Power Electronics* 2011; 26: 3109-3118.
10. Zhong D, Tolbert L, Chiasson J, Ozpineci B. A cascade multilevel inverter using a single DC source. In *Applied Power Electronics Conference and Exposition*; 2006; IEEE. pp. 426-430.

