A Novel VLSI Based Pipelined Radix-4 Single-Path Delay Commutator (R4SDC) FFT

Manimaran A.* and S.K. Sudeer**

ABSTRACT

Fast Fourier Transform (FFT) is one of the important operations in field of digital signal, image processing and FFT. FFT processor is a critical block in all multicarrier systems used in the mobile environment. FFT is a systematic implementation of the Discrete Fourier Transform (DFT). In this paper, a novel high speed low complexity Radix-4 Single-path Delay Commutator (R4SDC) FFT processor has been proposed. The radix-4 Single-Path Delay Commutator (SDC) FFT architecture provides a higher throughput rate and low hardware complexity. The proposed architecture is based on Radix-4 algorithm. The design of high speed R4SDC FFT processor with pipelined architecture which is efficient in terms of latency, speed, utilization area, frequency, LUTs. The new Radix-4SDC pipelined FFT processor simplies its data flow and it is easy to control, and the complexity of the resulting hardware is lower than that of existing structures. The performance evaluation of proposed architecture has been determined through Very Large Scale Integration (VLSI) System design environment. High speed, less area hardware utilization, and low power consumption are the main parameters in VLSI design environment. In general, R4SDC FFT is to reduce the hardware utilization than R4SDF FFT. Proposed Novel R4SDC FFT structure offers 4.54% reduction in Slices, 8.78% reduction in LUTs, 40.83% reduction in delay and 18.18% reduction in power consumption than traditional R2SDF FFT structure.

Keywords: Fast Fourier Transform (FFT), Discrete Fourier Transform (DFT), Radix-4 Single-Path Delay Commutator (R4SDC), Radix-4 Single-path Delay Feedback (R4SDF), Very Large Scale Integration (VLSI) design.

1. INTRODUCTION

Fast Fourier Transform (FFT) has an important role in digital signal processing field, mainly in the advanced communication systems, such as Orthogonal Frequency Division Multiplexing (OFDM) and asymmetric digital subscriber line. All these system require that the FFT computation must be high throughput and low latency. In particular, the pipelined FFT architectures have been mainly adopted to address the difficulties due to their properties, such as small chip area, high throughput and low power consumption. Two types of pipelined FFT architectures are Delay Feedback (DF) and Delay Commutator (DC). According to the number of input data stream paths, they can be classified into Multiple-Path or Single-Path architectures.

Radix-4 Single Path Delay Commutator (R4SDC) architecture consists of Commutator, butterfly elements and complex multiplier with shift registers to provide delays. Radix-2 algorithm has the multiplicative complexity as radix4 and retaining the butterfly structure of radix2. R4SDC architecture has higher computational efficiency in addition. In R4SDC, improves the utilization of butterfly elements by modifying the butterfly elements. However, it increases the memory requirement.

Fortunately, the improved R4SDC architecture can produce the addition and the corresponding subtraction results of a butterfly operation in consecutive two cycles. The addition part is directly passed to another stage, while the subtraction part needs to execute complex multiplication before passing to the next stage. Therefore, the R4SDC architecture is ideal for our efficient pipelined radix-4 FFT architecture. In this

^{*} Research Scholar, Department of ECE, Hindustan University, Chennai, India, Email: manimaranvlsi@gmail.com

^{**} Professor, Department of ECE, University of Kerala, Thiruvanandhapuram, India, Email: sksudhee@gmail.com

paper, proposed Radix-4 Single Path Delay Commutator (R4SDC) FFT architecture is to reduce the two stages in a single stage. R4SDC is very efficient when compared to R4SDF. In R4SDC have a many number of paths to make a single stage. R4SDC provides high throughput rate and low hardware complexity.

2. RELATED WORK

A parallel structure for VLSI implementation of FFT processor has been explained in [Yongjun Peng, 2003]. In this paper, they propose an implementation method with high throughput for a single-chip 4096 complex point FFT. To increase the transformation speed, a parallel FFT architecture has been designed. The area and power efficient pipeline FFT algorithm has been explained in [Jung-yeol oh and Myoung-Seob Lim, 2005]. In this paper, the proposed radix-2⁴ and the radix-4² algorithm and their pipeline FFT architecture has to reduce the area and power consumption of the multiplication. The proposed pipeline approaches have the characteristic that can replace one half of whole programmable multipliers with the novel Canonic Signed Digit (CSD) constant multipliers.

High performance VLSI FFT architecture has been described by [K.Babionitakis, et al. 2006]. The hard real-time constraints at low silicon area and low power compared to CPU-based solutions. It reduces latency and memory requirements to one third compared to fully unfolded radix-4 architecture. VLSI design of radix with mixed FFT processor for MIMO OFDM in wireless communication has been explained in [N Kirubanandasarathy, et al. 2010]. In this paper present a pipelined Fast Fourier Transform (FFT) or Inverse Fast Fourier Transform (IFFT) processor for the applications in a OFDM based IEEE 802.11n Wireless Local Area Network baseband processor is presented. To achieve high throughput, reduction of memory, low power and complex multiplier reduction by using higher mixed radix FFT in MIMO-OFDM.

New parallel MDC FFT processor with efficient scheduling scheme has been described in [Moon Gi Kim, et al. 2014]. The proposed processor can provide a low hardware complexity and an efficient scheduling scheme, which is to reduce the number of complex multipliers from 8 to 6 without increasing delay and computation cycles. Low power and high throughput radix-4 FFT architecture has been explained in [Soumak Mookherjee, et al. 2014]. In this paper, architecture for 2546-point FFT processor is proposed which is suitable for both high performance and low area and power applications. The proposed architecture is based on radix-4 algorithm.

High speed FFT processor design using pipelined architecture has been explained in [Swapnil Badar and D.R. Dandekar, 2015]. The pipelined architecture of high speed FFT processor which is efficient in terms of latency, with using fastest processing element. Floating-point FFT of butterfly architectures based on multi-operand adders has been briefly explained in [Amir Kaivani and Seok-Bum Ko, 2015]. The proposed design consumes the lowest area. The butterfly architecture based on multi operand adders. As a future work, one could modify the proposed design to include a dual-path FP architecture which would be expected to have lower latency but at the cost of more area.

3. RADIX-2 FFT ARCHITECTURE

The Radix indicates the size of FFT decomposition. Radix is 2 which is single-radix FFT. For single radix FFTs, transform size must be select according to the power of radix. The Radix-2 decimation-in-time FFT (DIF-FFT) is applied to the two points N/2 DFT's. To calculate the number of butterfly stages required to compute N length, sequence can be $M = \log 2N$ and N/2 butterfly operations are calculated to produce 32 point FFT. Discrete Fourier Transformation (DFT) has been designed for calculating the frequency representation of digital signals. In general, DFT of N-point discrete time signal is represented as follows,

$$X_{k} = \sum_{n=0}^{N-1} x_{n} W_{N}^{nk}, 0 \le k \le N-1$$
(1)



Figure 1: Signal Flow Graph (SFG) of 8point Radix-2 FFT

Where, X_k is the DFT (frequency) representation of discrete signal X_n . W_N^{nk} represents the twiddle factor and N represents the number of points. The average worst case performance of radix-2 DFT processor has been denoted as $O(n^2)$. In DIT-FFT the given input sequence is in shuffled order and the output sequence is in natural order. The Radix-2 decimation in time FFT is the basic form of Cooley-Turkey implementation algorithms.

Radix-2 FFT calculates the DFT of even index inputs and odd index inputs and then combines the two results to produce the entire DFT sequence. The basic block of FFT is butterfly structure, in which the two inputs are combined to give two outputs. The Signal Flow Graph (SFG) of 8-point Radix-2 FFT has been illustrated in fig. 1.

4. RADIX-4 FFT ALGORITHM

The radix-4 FFT is an advanced technique for performing Fourier transformation of input discrete signals. The radix-4 decimation in time and decimation in frequency fast Fourier transforms (FFTs) gain their speed by reusing the results of smaller, intermediate computations to compute multiple DFT frequency outputs.

The radix-4 FFT requires only 75% as many complex multiplies as the radix-2⁹ FFTs, al uses the same number of complex addition and subtraction. These additional savings make it a widely-used FFT algorithm. Radix-4 decimation-in-frequency FFT can be equated similarly to the radix-2 DIF FFT, by separately calculating all four groups of every 4th output frequency sample. The DIF radix-4 FFT is a flow-graph reversal of the DIT radix-4 FFT, with the same operation twiddle factors and counts in the reversed order. The output ends up in digit-reversed order for an in-place DIF algorithm.

When compared to Radix-2 FFT, Radix-4 FFT takes advantages in following symmetries:

$$W_{N}^{nk+N/4} = -W_{N}^{nk+3N/4} = -jW_{N}^{nk}$$
(2)

This equation leads to a reduction of the number of multipliers. For 4 point radix-4 DIF FFT, four point output obtained as follows

$$X[4m] = \sum_{n=0}^{N/2-1} \left(x[n] + x[n+N/4] + x[n+N/2] + x[n+3N/4] \right) W_{N/4}^{mn}$$

$$X [4m+1] = \sum_{n=0}^{N/2-1} (x[n] - jx[n+N/4] - x[n+N/2] + jx[n+3N/4]) W_{N/4}^{mn} W_N^n$$
$$X [4m+2] = \sum_{n=0}^{N/2-1} (x[n] - x[n+N/4] + x[n+N/2] - x[n+3N/4]) W_{N/4}^{mn} W_N^2$$
$$X [4m+3] = \sum_{n=0}^{N/2-1} (x[n] + jx[n+N/4] - x[n+N/2] - jx[n+3N/4]) W_{N/4}^{mn} W_N^{3n}$$

When x[4m], X[4m + 1], X[4m + 3] are the Fourier transformation of input X[n]. The structure of 4 point Radix-4 FFT is illustrated in fig. 2.

Similarly, 16 point Radix-4 DIF FFT has two stages for performing FFT computation. It has only nine twiddle factor multiplication in first stage of FFT computation. The structure of 16 point Radix-4 FFT is illustrated in fig. 3.



Figure 2: Structure of 4 point Radix-4 DIF FFT



Figure 3: Structure of 16 point Radix-4 DIF FFT

5. RADIX-4 SINGLE-PATH DELAY FEEDBACK FFT ARCHITECTURE

Radix-4 Single-path delay feedback (R4SDF) FFT is a radix-4 version of R2SDF.R2SDF is an efficient architecture in terms of utilization of memory and multipliers increases from 50% to 75% at a cost of only 25% utilization of the butterfly element. The latency for each stage is 3N/4, 3N/16.... The memory requirement for this architecture is N-1. Radix-4 Single-path delay feedback uses the registers to store the one output of each butterfly in feedback shift registers.

Radix-4 single path delay feedback (R2SDF) FFT is a serial FFT processor which provides high speed operation. In R4SDF FFT, inputs are given into serial manner. Radix-4 Single path delay feedback FFT which is to increases the speed but it does not reduce the hardware utilization, power consumption and frequency. To overcome this problem, we proposed Radix-4 Single path delay Commutator. Each and every stage can be connected with Commutator instead of feedback, because it is very effective to reduce the area, delay, power consumption and increase the frequency. The structure of pipelined Radix-4 Single path delay feedback (R4SDF) for 16-point FFT is illustrated in fig. 4.

6. PROPOSED RADIX 4 SINGLE PATH DELAY COMMUTATOR (R4SDF) FFT

In this paper, architecture of Radix-4 single-path delay Commutator (R4SDC) is preferred to reduce the hardware utilization, power consumption and to improve the speed of the processor.R4SDC improves the utilization of the butterfly elements by modifying the butterfly elements. However, this increases the requirement of memory. The number of words, which are necessary to be stored in 3N/2, 3N/8..... In the proposed technique, R4SDC architecture is presented for improving the architectural performances in terms of VLSI main concerns.



Figure 4: Pipelined Radix-4 single-path delay feedback (R4SDF) for 16 point FFT



Figure 5: Architecture of proposed 16-point Radix-4 Single-path Delay Commutator



Figure 7: Data Flow of Single Path Delay Commutator

When compared to R4SDF structure, R4SDC architecture has less computational paths to perform FFT function. The R4SDC FFT architecture provides high throughput rate and low hardware complexity. The architecture of proposed 16-point Radix-4 Single-Path Delay Commutator FFT architecture is shown in fig. 5.

The internal structure of R4SDC has been illustrated in fig.6.The logic flow of single path delay Commutator has been illustrated in Fig.7.In Radix-4 single delay commutator architecture consists of processing elements, Commutator and delay. The operation of addition and subtraction has been done in processing element. The commutator, which is used to convert one form of signal to another form of signal. Twiddle factor, which is used to reduce the shifter and adder values. Multiplexer is used to control the signals.

7. RESULTS AND DISCUSSION

The design of Radix-4 Single-Path Delay Commutator (R4SDC) FFT architecture has been made by using Verilog Hardware Description Language (Verilog HDL). The simulation results has been evaluated by using ModelSim 6.3C and Synthesis performances are evaluated by using Xilinx 12.4i (Package: pq208, Family: Spartan-3, Device: Xc3s200) design tool. The simulation result of existing Radix-4 Single-Path Delay Feedback (R4SDF) FFT is illustrated in fig.8. Similarly, the simulation result of proposed Radix-4 Single-Path Delay Commutator (R4SDC) FFT is illustrated in fig. 9.

an wave - default		- (O) - X
File Edit View Add Format Tools Window		
Dok DALX BOOCHARS		
Hessages		
% /top_aivteer./tk St1		
4 App_ainteen/rat St1		
a) ale Ange pintere viteta y and y 15		
(A) -		and the second sec
A hup sisteen lists man is		139 13 19 11 10
A A Ann statematista real to 15		0 10 17 14 0
O & Ann anterchieta man. 13		
O-5 /top_anteer/data_real_l15		
D-6 /hop_aixteen/data_imag 15	lo h n h h h h h h h h h h h h h h	
D-5 Aup_sixteer,lists_real15		115
A /http://deta.jmag 15		215
O 4 /top_asteer.im_add_0 20	0 11 12 13 14 15 16 17 16 10 10 10 10 10 10 10 10 10 10 10 10 10	200
D-7 /100_001000/00_000_1 _00		
		10
D.4. Ann mitematic add 0		
D-4 Aup anteenter, e.d., 1 (1)		
0.4 Appainteender.aub.0 0		- 2
D-4 /http_sinteen/in_sub_1 0	0 11 12 13 14 15 16 17 18 18 18 18 18 18 18 18 17 16 15 14 13 12 11 10	
n 4 /up_axteer.m_m0 60	0 11 12 13 14 16 16 13 16 16 16 16 16 16 16 16 16 16 16 16 16	363
A /op_aisteer, in_m]		
D-4 /op_sideer./m_m2 0	1 35 1 34 1 31 1 4 10	
B /mp.snow/w.ml		
D 4 Am estemin m1 11	20 11 12 13 14 16 18 100 132 113 138 141 148 152 156 157 156 158 159 156 150 132 135 156 157 158 159	201
n 4 Ann sistem in m2 10		
B-4 /hip_sisteen,in_m3 0	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
0.4 Augusteenderund_0 0	0 21 12 23 24 25 26 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 27 28 28 27 28 28 28 28 28 28 28 28 28 28 28 28 28	
D-5 /op_asteer,in_mi_0 0		2
D-4 /http://inteer.fm.m00 0	0 31 32 53 54 54 54 54 54 54 58 56 37 58 58 58 58 57 56 38 54 5 53 52 51	-1
A /http://www.moli 0		
The first sector and a	· · · · · · · · · · · · · · · · · · ·	*
Now 3.374	na 0.5 na 1 na 1.5 na 2.5 na	3 mil
Curtor 1 0.00 /4	STOLES .	
- <u>-</u>	191 191	
I am a shirt and	a de later de	

Figure 8: Simulation result of existing Radix-4 Single-Path Delay Feedback (R4SDF) FFT.

re wave - default			MARKET AND ADDRESS		8 X
File Edit View Add Format Tools Window					
D& 20 8 1 X 9 8 2 2 1 4 1 3	●田辺図 ★ ←	⇔ 10 pa \$ 11 12 12	00000 2555 E	al al Br > 1 % Q.Q. Q.Q.	
Mercanes					1
A hu datau it					
A has some at		400000	<u> </u>	<u>, </u>	
-she /top system/data real in 15	8 9 10 11 12 1	3 54 115			
(a) - (b) skiteen/data imag in 15	8 5 10 11 12 1	3 14 115			
-4 /top_sixteen/data_real_out_0			520 Ja 528 Ja	1 16 20 1 12 112 1-17 1-19 1-3 1-11 10 1-9 20	: 30
-4 /top_sixteen/data_imag_out_0	0		130 14 112 1-12	15 54 54 528 151 59 15 543 53 549 57 54	67 35
D-4 /top_skiteen/data_mag_in 15	7 3 3 10 11 1	2 53 114 115			
D-4 /top_skteen/sdc1_fs_temp 15	8 100 112	04 05			
-4 /top_sixteen/sdc1_fo 15	6 20 50 50	2 It4 It5			
-4 /top_sixteen/sdc1_so	2 20 (11 ()	3 115			
-4 /top_sixteen/tdc1_so_4d 15	3 3 7 8	111 113 115			
-4 /top_sixteen/sdc2_fs_temp 15	3 28 (22)8	111 115			
D-4 /top_sixteen/tdc2_fo 15	2 6 5 8	110 39 111	335 ·····		
A /top_sixteen/tdc2_so	8 8 5 0	2 114 103 115			
B-4 /top_sixteen/bdc2_fs_4d 15	ð	<u> </u>	38 110 39 111	215	
D-4 /00_skteen/s0(2_s0_4d 15	0 12 14	8 3 7	112 114 113 115		
0-1y /top_skiteen/tdc3_fo 0	<u>e 13 13 13</u>	3 3 18 28 18 28	16 8 13 14 12 10		
D-4y /top_skteen/sdc4_fo_temp 160	8 112	24 18 12 18 28 18	136 13 232 254 252	24 20	
D-4y /top_soteen/tdc4_fs 60	4 20 20 10	2 124 18 122 18 128	18 16 18 20 24 22	26 80	
D-17 / ND JARREN/NO.1 JO		24 10 12 10 20	18 16 18 10 54 10	39 10	
D-v hop state has 12 and 10	8 17 10 10 10 1		10 0 12 18 19 17 18 19		
D		a lig to the bit to be			
T A has scheeleded in here of			THE THE THE TO BE STO IS 10		
D-4 Ann subseniality fn 0		104 104 DZ 102 108	78 76 7		
P.4 Ann sideenhald so 0		IN IA IA IA			
n.4. Ano sistematics so 2d 0		14 14	8 10 10 10 10		
5.4 Joo sixteen/sk/2 fs temp 0	č	14 34	De 1-0 b		
n-4 /top sixteen/sdc7 fp 0	0	14	18 118 512 10		
D-4 /top sixteen/sdc7 so 0	0	124 132	14 28 206 20 212 20		
0-4 http://www.hdc7_fo_4d 0			24 (4 22)	512 2	
-4 /top_sixteen/bdc7_so_4d 0	0		124 132 28 18 156	10 10 10	
A /top_sixteen/kdc9_fa_temp_0	0	1.16 D D 1.16.	514 2 514 16 2 simi/top sixte	een/ado7 fo 4d 8 2503 pa	
D-4 /top_sixteen/bdc9_fo 0	0	3-16 20	025 024 05 024 -5		
CESS Now 4.2rs	1	15m	25m	and a state of a state	
6/* Curser 1 0.00 ms		2/15	6.2118	316 J.STG 415	
	101				
	1.4				

Figure 9: Simulation result of proposed Radix-4 Single-Path Delay Commutator (R4SDC) FFT

Table 1					
Comparison of existing Radix-4 Single path delay feedback (R4SDF)					
and proposed Radix-4 Single path delay Commutator (R4SDC) FFT					

Types/VLSI concerns	Number of Occupied Slices	Total Number of LUTs	Delay (ns)	Power (mW)	
Existing R4SDF FFT	903	1640	23.295	957	
Proposed R4SDCFFT	862	1496	13.782	783	
Percentage Reduction	4.54%	8.78%	40.83%	18.18%	



Figure 10: Performance evaluation of both existing R4SDF and proposed R4SDC FFT

When compared to R4SDF, the R4SDC has been improved in terms of less silicon area utilization and power consumption. The performance evaluation of existing R4SDF and proposed R4SDC are analyzed and compared in table 1. From table 1, it is clear that proposed Radix-4 Single-Path Delay Commutator (R4SDC) FFT offers 4.54% reduction in hardware slices, 8.78% reduction in number of LUTs, 40.83% reduction in delay and 18.18% reduction in power consumption than existing R4SDF FFT. Performance evaluation of both existing R4SDF and proposed R4SDC FFT as shown in Fig.10.when compared to existing Radix-4 single path delay Feedback(R4SDF) FFT, Radix-4 Single path delay Commutator provides better performance.

8. CONCLUSION

In this paper, the new architecture "Radix-4 Single-Path Delay Commutator (R4SDC) FFT" has been designed through Very Large Scale Integration (VLSI) system design environment. The aim of this research work is to reduce the hardware utilization and power consumption of FFT processor and also increasing the throughput rate, low hardware complexity. Proposed R4SDC provides better performance than the existing R4SDF FFT structure. Proposed pipelined R4SDC FFT offers 4.54% of reduction in hardware slices, 8.78% of reduction in number of LUTs, 40.83% of reduction in latency and 18.18% of reduction in power consumption than existing R4SDF FFT. In future, the proposed architecture will be absolutely useful in OFDM based digital communication to perform the function of frequency transformation and to analyze the spectrum characteristics of digital inputs.

REFERENCES

- [1] Yongjun Peng, "A Parallel Architecture for VLSI Implementation of FFT Processor" IEEE Conference, pp. 748-751, 2003.
- [2] Jung-yeol Oh and Myoung-seob Lim, "Area and Power Efficient Pipeline FFT Algorithm" IEEE Conference, pp. 520-525, 2005.
- [3] K. Babionitakis, K. Manolopoulos, K. Nakos and V.A. Choulirias," A High Performance VLSI FFT Architecture" IEEE conference, pp. 810-813, 2006.
- [4] N. Kirubanandasarathy, Dr. K. Karthikeyan and K. Thirunadanasikamani," VLSI Design of Mixed radix FFT Processor for MIMO OFDM In Wireless Communications" IEEE conference, pp. 98-102, 2010.
- [5] Moon Gi Kim, Sung Kyung Shin and Myung Hoon Sunwoo, "New Parallel MDC FFT Processor with Efficient Scheduling Scheme" IEEE Conference, pp. 667-670, 2014.
- [6] Soumak Mookherjee, Linda DeBrunner and Victor DeBrunner, "A High Throughput and Low Power Radix-4 FFT Architecture" IEEE Conference, pp. 1266-1270, 2014.
- [7] Swapnil Badar and Dr. Dandekar, "High Speed FFT Processor Design using Radix-2⁴ Pipelined Architecture" IEEE Conference on Industrial Instrumentation and Control, pp: 1050-1055, 2015.

- [8] Amir Kaivani and Seok-Bum Ko, "Area Efficient Floating –Point FFT Butterfly Architectures Based on Multi-Operand Adders" IEEE Transaction on Electronics Letters, Vol. 51, No. 12, pp. 895-897, 2015.
- [9] Jiang Wang and Leif Arne Ronningen, "An Implementation of Pipelined Radix-4 FFT Architecture on FPGAs" Journal of clean energy technologies, vol. 2, No. 1, pp. 101-103, 2014.