Simulation of Five Level Cascaded Inverter by Using Carrier Based Neutral Voltage Modulation Technique

S. Sarada,* R. Madhan Mohan,** and M. Thulasi***

Abstract: This project proposes a pulse width modulation strategy to achieve balanced line-to-line output voltages and to maximize the modulation index in the linear modulation range where the output voltage can be linearly adjusted in the multilevel cascaded inverter (MLCI) operating under unbalanced dc-link conditions. In these conditions, the linear modulation range is reduced, and a significant output voltage imbalance may occur as voltage references increase. From this analysis, the maximum linear modulation range considering an unbalanced dc-link condition is evaluated. After that, a neutral voltage modulation strategy is proposed to achieve output volt-age balancing as well as to extend the linear modulation range up to the maximum reachable point. In the proposed method, too large of a dc-link imbalance precludes the balancing of the output voltages. In neutral voltage modulation strategy, the total harmonic distortion is reduced.

Index Terms: Harmonic injection, multilevel cascaded inverters (MLCIs), neutral voltage modulation (NVM), phase-shifted (PS) modulation, space vector pulse width modulation (PWM) (SVPWM).

1. INTRODUCTION

Multilevel inverters enable the synthesis of a sinusoidal output voltage from several steps of voltages. For this reason, multilevel inverters have low *dv/dt* characteristics and generally have low harmonics in the output voltage and current. In addition, the switching of very high voltages can be achieved by stacking multilevel inverter modules. Due to these advantages, multilevel inverters have been applied in various application fields. In MLCI applications, a modulation strategy to generate gating signals is very crucial to achieve high-performance control. Regarding this issue, many studies have been conducted, and they are roughly categorized into multilevel selective harmonic elimination pulse width modulation (PWM) (SHEPWM), multilevel carrier-based PWM, and multilevel space vector PWM (SVPWM) methods. Generally, a carrier-based PWM or SVPWM is preferred in applications such as motor drives, where dynamic properties are very important, whereas SHEPWM is preferred in some high-power static power conversion applications. An SVPWM method has been studied to cover the over modulation range in the multilevel inverter.

To reduce the common-mode voltage, a multilevel SVPWM has been proposed. The series SVPWM method has been reported to easily implement SVPWM for the MLCI. An SVPWM is proposed for hybrid inverters consisting of neutral point clamp and H-bridge inverters to improve output voltage quality and efficiency. As with two-level inverters, it is also possible to implement carrier-based SVPWMs which are equivalent to traditional SVPWMs by injecting a common offset voltage to the three-phase references. Some methods to calculate the offset voltages to achieve the optimal space vector switching sequence are addressed. The performances of a carrier-based PWM and an SVPWM are compared, and a PWM scheme is proposed to obtain an optimal output voltage in the multilevel inverter. On the other hand, MLCIs require separated dc links. Therefore, if there is one or

^{*} Assistant Professor Dept of EEE, AITS Rajampet Email: saradasasi@gmail.com

^{**} Assistant Professor Dept of EEE, AITS Rajampet Email: madhanmohan@gmail.com

^{***} M.Tech Student (EPE) Dept of EEE, AITS Rajampet Email: tulasivaram@gmail.com

more faults present in the dc links in each phase, or if the voltage magnitudes of the dc links are unequal, the output voltage of the MLCI can be unbalanced without proper compensation. To resolve this issue, some studies have been conducted.

It is shown that the available modulation index is reduced under faulty conditions on switch modules in multilevel inverters, and compensation algorithms are proposed for phase-disposition PWM and phase-shifted (PS) PWM cases. For a STATCOM application, a zero sequence voltage to decouple a three-phase MLCI into three single-phase MLCIs is applied as well as zero average active power techniques to operate the MLCI under unbalanced source or load conditions. Reference explains why the optimum angles and modulation indexes are necessary to obtain maximum balanced load voltages in the MLCI undergoing a fault on switching modules. A neutral voltage shifting technique has been introduced for balancing the state of charge in the MLCI-based battery energy storage system. Aduty cycle modification method has been proposed to compensate an output voltage imbalance caused by single-phase power fluctuations.



Figure 1: MLCI-based inverter for EV traction drive.

2. SYSTEM CONFIGURATION AND VOLTAGE VECTOR SPACE ANALYSIS

2.1. Configuration of MLCI for EV Traction Motor Drive

Fig. 1 shows the EV traction motor drive system that is dealt with in this paper. In this configuration, various power ratings can be easily implemented by configuring the number of the single H-bridge modules according to a required specification such as a neighborhood EV, full-size sedan, and so on. Here, each H-bridge module incorporates voltage and current sensing circuitries, gate drivers, and communication interfaces between the module itself and

the main controller. In addition, battery cells can be also included in the H-bridge module. The unipolar modulation technique is applied between two switching legs in the H-bridge module. Therefore, the effective switching frequency f_{w} in a phase is

$$f_{SW} = 2N \times f_c \tag{1}$$

Where N and fc represent the number of the H-bridge modules in each phase and the carrier frequency of PWM, respectively. As an example, Fig. 2 shows the carriers for each module, the duty cycles in unipolar modulation, and the output voltage when N = 2.



Figure 2: Unipolar and phase shift modulation for single H-bridge module.

B. Voltage Vector Space Analysis

When the dc-link voltage of a single H-bridge module is Vdc, the output voltage vpn has three states, i.e., Vdc, 0, and -Vdc,



Figure 3: Output voltage of a single H-bridge modu



As shown in Fig. 3. By adopting the concept of a switching function, it can be represented as

$$v_{pn} = S_p V_{dc}$$

$$S_p \in \{-1, 0, 1\}_{p=a, b, \text{ or, } c}$$
(2)

Where Sp is a switching function and p can be replaced with a, b, or c, which represent the phases. Fig. 4 shows a simple one-by-three configuration MLCI. For voltage vector space analysis, the main concept is derived from this simple topology, and then, it is expanded to more levels. In Fig. 4, there are two neutral points s and n in the MLCI. Here, the voltage between the output point of each phase and the neutral point n is defined as the pole voltage. The pole voltages are represented as v_{an} , v_{bn} , and v_{cn} . The voltage between the output point of each phase voltage include v_{as} , v_{bs} , and v_{cs} . By using this concept, the voltage between the two neutral points is defined as vsn and can be written as

$$v_{sn} = -v_{as} + v_{an} = -v_{bs} + v_{bn} = -v_{cs} + v_{cn}.$$
(3)

By using the condition that the sum of all phase voltages is zero because the load does not have a neutral line, $v_{\rm eff}$ is rewritten as

$$v_{sn} = \frac{1}{3} (v_{an} + v_{bn} + v_{cn}).$$
(4)



Figure 5: Voltage vector space of one-by-three configuration MLCI.

By substituting (4) into (3), the phase voltage of each phase is represented as follows by using the relationship defined in (2):

$$v_{as} = \frac{2}{3} S_a V_{dc_a} - \frac{1}{3} S_b V_{dc_b} - \frac{1}{3} S_c V_{dc_c}$$

$$v_{bs} = -\frac{1}{3} S_a V_{dc_a} + \frac{2}{3} S_b V_{dc_b} - \frac{1}{3} S_c V_{dc_c}$$

$$v_{cs} = -\frac{1}{3} S_a V_{dc_a} - \frac{1}{3} S_b V_{dc_b} + \frac{2}{3} S_c V_{dc_c}.$$
(5)

If the magnitudes of three dc links are balanced so that V_{dc_a} , V_{dc_b} , and V_{dc_c} have the same value V_{dc} , the voltage vector space in α - β coordinates is defined in Fig. 5(a) by using (5). In the figure, underbars indicate that the switching function has the value of "1. A part of the hexagon in Fig. 5(a) is shown in Fig. 5(b). In this figure, the vectors v010 and v111 are placed at the same reference axis, phase *b*. However, the constituents of those vectors are different. For v010, this vector can be synthesized without the other two phases' assistance. However, v111 cannot be produced without other vectors according to (5). From this, let the vectors which do not require other two phases' assistance to be defined as "the independent vectors." Similarly, the vectors which require other phases' support are defined as "the dependent vectors." According to these definitions, v100, v001, and v010 are the independent vectors in Fig. 5(b). Fig. 5(a) also compares the regions that can be composed by the independent and the dependent vectors. Unlike traditional three-phase



Figure 6: Voltage vector space in an unbalanced dc-link condition.

half bridge inverters, the independent vectors can be fully applied in a switching period because the dc links in each of the three phases are separated in the given system. It should be noted that the maximum voltage is decided by the dependent vectors in the entire voltage vector space. Now, let us consider the case when a three-phase load is supplied by unequal dc links. Fig. 6 shows an extremely unbalanced case where Vdc_a is half of the others. If Vdc_a decreases, the magnitudes of the independent vectors in phase *a* are also reduced. As a result, the magnitude of *v*100 is decreased. Here, the phase angle of *v*111, which is the sum of *v*010, *v*100, and *v*001, is no longer matched with the angle of the independent vectors in phase *b* from the figure. As shown in the figure, if the magnitudes of the independent vectors are reduced, the available voltage vector space is also reduced, and the angles of the dependent vectors are no longer multiples of $60a^{\circ}$.

3. PROPOSED MODULATION TECHNIQUE

3.1. Traditional Offset Voltage Injection Method

The offset voltage injection scheme is a popular technique in three-phase half-bridge inverter applications. The theory behind this is that an offset voltage is incorporated with phase voltage references to implement various PWM schemes in carrier-based PWM by using the fact that line-to-line voltages are applied to a three-phase load.



Figure 7: Implementation of the NVM method.

$$v_{sn}^{*} = \frac{v_{\max}^{*} + v_{\min}^{*}}{2} \qquad v_{\max}^{*} = \max\left(v_{as}^{*}, v_{bs}^{*}, v_{cs}^{*}\right)$$
$$v_{\min}^{*} = \min\left(v_{as}^{*}, v_{bs}^{*}, v_{cs}^{*}\right) \qquad (6)$$

Then, the pole voltage references v_{an}^*, v_{bn}^* , and v_{cn}^* , which will be converted to PWM duty references, are

$$v_{an}^* = v_{as}^* - v_{sn}^*$$
 $v_{bn}^* = v_{bs}^* - v_{sn}^*$ $v_{cn}^* = v_{cs}^* - v_{sn}^*$ (7)

However, the aforementioned technique may not maximize the linear modulation range in MLCI undergoing unbalanced dc-link conditions.

3.2. Proposed NVM Method

If the dc links in an MLCI are unbalanced and the traditional offset voltage injection methods are utilized, the threephase output voltages may become distorted as the phase voltage reference approaches $V_{\rm ph_max}$. This is because the traditional methods are not considering unbalanced dc-link conditions. Therefore, even if a phase can synthesize an output voltage reference in the linear modulation range, the other phases can be saturated or go into the over modulation region. In this situation, a neutral voltage can be produced by the saturated or over modulated phase. In order to resolve this issue and to synthesize the output voltage to V_{ph_max} in the linear modulation range, the NVM technique is proposed in this paper. Fig. 7 shows the concept of the proposed NVM technique. Here, a neutral voltage between the two neutral points *n* and *s* in Fig. 4 is modulated to compensate the output voltage imbalance caused by unbalanced dc-link conditions. To do this, first, the weight constant K_w is defined as

$$K_w = \frac{V_{dc} \ mid + V_{dc} \ min}{2}.$$
(8)

By using (8), the weight factors are calculated as

$$K_{w_{a}a} = \frac{K_{w}}{V_{dc_{a}a}} K_{w_{a}b} = \frac{K_{w}}{V_{dc_{a}b}} K_{w_{a}c} = \frac{K_{w}}{V_{dc_{a}c}}$$
(9)

Where K_{w_a} , K_{w_b} , and K_{w_c} represent the weight factors for phases *a*, *b*, and *c*, respectively. Next, the weight factors are multiplied by the phase voltage references, and the new references v'_{as} , v'_{bs} , and v'_{cs} are obtained as,

$$v'_{as} = K_{w_a} v^*_{as} \qquad v'_{bs} = K_{w_b} v^*_{bs} \qquad v'_{cs} = K_{w_c} v^*_{cs}.$$
 (10)

It should be noted that, depending on dc-link conditions, the sum of v'_{as} , v'_{bs} , and v'_{cs} may not be zero. By using these components, the injected voltage and the pole voltage v'_{sn} references are given as

$$v'_{\max} = \max \left(v'_{as}, v'_{bs}, v'_{cs} \right) \quad v'_{\min} = \min \left(v'_{as}, v'_{bs}, v'_{cs} \right)$$
$$v'_{sn} = \frac{v'_{\max} + v'_{\min}}{2} \qquad \begin{bmatrix} v^*_{an} \\ v^*_{bn} \\ v^*_{cn} \end{bmatrix} = \begin{bmatrix} v^*_{as} - v'_{sn} \\ v^*_{bs} - v'_{sn} \\ v^*_{cs} - v'_{sn} \end{bmatrix}. (11)$$

From (11), the line-to-line voltages across each phase of the load are represented as

$$\begin{bmatrix} v_{ab}^{*} \\ v_{bc}^{*} \\ v_{ca}^{*} \end{bmatrix} = \begin{bmatrix} v_{an}^{*} - v_{bn}^{*} \\ v_{bn}^{*} - v_{cn}^{*} \\ v_{cn}^{*} - v_{an}^{*} \end{bmatrix} = \begin{bmatrix} v_{as}^{*} - v_{sn}' - v_{bs}^{*} + v_{sn}' \\ v_{bs}^{*} - v_{cs}' - v_{cs}^{*} + v_{sn}' \\ v_{cs}^{*} - v_{cs}' - v_{as}^{*} + v_{sn}' \end{bmatrix} = \begin{bmatrix} v_{as}^{*} - v_{bs}^{*} \\ v_{bs}^{*} - v_{cs}^{*} \\ v_{cs}^{*} - v_{as}^{*} \end{bmatrix}$$
(12)

As it can be seen in (12), v'_{sn} does not appear in the line-to-line voltages, and it is still considered as a hidden freedom of voltage modulation. Now, let us consider the role of the weight factors K_{w_a} , K_{w_b} , and K_{w_c} , which are inversely proportional to the corresponding dc-link voltage. For convenience, let us assume that the magnitudes of the dc-link voltage are under the following relationship:

$$V_{dc_a} < V_{dc_b} < V_{dc_c}.$$
(13)

Then, from (9) and (13)

$$K_{w_{a}} > K_{w_{b}} > K_{w_{c}} \qquad K_{w_{a}} > 1 \ K_{w_{b}}, \ K_{w_{c}} < 1.$$
(14)

Equation (14) gives

$$|v'_{as}| > |v'_{as}| |v'_{bs}| > |v'_{bs}| |v'_{cs}| < |v^*_{cs}|.$$
 (15)

From (11) and (15), it can be recognized that, if v'_{as} , whose dc-link voltage is less than the others, is corresponding to v'_{max} or v'_{min} , the absolute value of v'_{sn} is greater than v^*_{sn} in (6). On the other hand, the final pole voltage references v^*_{an} , v^*_{bn} and v^*_{cn} are calculated by subtracting v'_{sn} from the original phase voltage references v^*_{as} , v^*_{bs} and v^*_{cs} as in (11). From this reasoning, in this example, it is supposed that, if v'_{as} is corresponding to v'_{max} , then the final pole voltage references v^*_{an} , v^*_{bn} , and v^*_{cn} are less than the original pole voltage references which are not considering voltage references. v^*_{an} , v^*_{bn} , and v^*_{cs} is v'_{max} , then the final pole voltage references are greater than the original pole voltage references. By using this principle, the proposed method reduces the portion of the phase whose dc-link voltage is smaller than the others and increases the utilization of the phase in which the dc-link voltage is greater than those of the other phases. However, as it can be seen in (12), v'_{sn} does not affect the line-to-line voltages. Therefore, the line-to-line voltage is the same as the one derived from the original phase voltage reference. From this analysis, the proposed method enables the maximum synthesizable modulation index in the linear modulation range under the unbalanced dc-link conditions to be achieved. In addition to this, if all of the dc-link voltages are well balanced so that $V_{dc,a}$, $V_{dc,b}$, and $V_{dc,c}$ are equal to V_{dc} .

$$V_{dc_mid} = V_{dc_min} = V_{dc}.$$
(16)

By substituting (16) into (8)–(10)

$$K_{w} = \frac{V_{dc_mid} + V_{dc_min}}{2} = V_{dc}$$

$$K_{w_{a}a} = K_{w_{a}b} = K_{w_{a}c} = 1$$

$$v'_{as} = v^{*}_{as} \quad v'_{bs} = v^{*}_{bs} \quad v'_{cs} = v^{*}_{cs}.$$
(17)

Equation (17) shows that the proposed method gives the same voltage references as the traditional method under balanced dc-link conditions.

4. CONSTRAINTS OF THE PROPOSED METHOD

In this section, the limitation of how unbalanced dc links can be while still being compensated by the proposed method is evaluated. Fig. 8 shows the modulated voltage waveforms with different modulation methods and dc-link conditions. In the figure, cases I and II show the results of traditional sinusoidal PWM (SPWM) and carrier-based SVPWM, while cases III and IV illustrate the waveforms of the proposed method with different ratios of dc-link voltages. In Fig. 8, the vertices at $\Box \pi/2$ and $3\pi/2$ rad almost come in contact with, but do not cross, the zero



Figure 8: Comparison of modulated waveforms. (I) Without. (II) Traditional carrier-based SVPWM. (III) Proposed NVM with $V_{dc_a} = 0.275 V_{dc}$, $V_{dc_b} = V_{dc}$, and $V_{dc_cc} = V_{dc}$. (IV) Proposed NVM with $V_{dc_ca} = 0.2 V_{dc}$, $V_{dc_b} = V_{dc}$, and $V_{dc_cc} = V_{dc}$.

point. However, the directions of the vertices are opposite the original phase voltage reference in case IV. This means that an excessive and unnecessary voltage is injected into the system.

The maximum linear modulation range is reduced, and the line to line voltage may be distorted. With this basic concept, it is assumed that a phase which has the lowest dc-link voltage commands v^* max and a phase which has the highest dc-link voltage commands v^* min to examine a worst case situation. From (10) and (11), the following equations can be established:

$$v'_{\text{max}} = \frac{V_{dc_{-}\text{mid}} + V_{dc_{-}\text{min}}}{2V_{dc_{-}\text{min}}} v^{*}_{\text{max}}$$

$$v'_{\text{min}} = \frac{V_{dc_{-}\text{mid}} + V_{dc_{-}\text{min}}}{2V_{dc_{-}\text{max}}} v^{*}_{\text{min}}$$

$$v'_{sn} = \frac{v'_{\text{max}} + v'_{\text{min}}}{2}.$$
(18)

By using (18), the pole voltage reference which is considered as the worst case is

$$v_{\max_n}^* = v_{\max}^* - \frac{v_{\max}' + v_{\min}'}{2}.$$
 (19)

By substituting (18) into (19), we have

$$v_{\max_n}' = \left(1 - \frac{V_{dc_{-}\min} + V_{dc_{-}\min}}{4V_{dc_{-}\min}}\right) v_{\max}^* - \frac{V_{dc_{-}\min} + V_{dc_{-}\min}}{4V_{dc_{-}\max}} v_{\min}^*.$$
 (20)

Unless all three-phase voltage references are not zero simultaneously, near a positive peak of the original voltage reference, the sufficient condition which guarantees the same polarity between v^* max and v^* min is established as follows:

$$v'_{\max_n} > 0 \quad v^*_{\max} > 0 \quad v^*_{\min} < 0.$$
 (21)

By substituting (20) into the first condition in (21), the following condition can be written:

$$k_{1}v_{\max}^{*} > k_{2}v_{\min}^{*} \quad k_{1} = 1 - \frac{V_{dc_{-}\min} + V_{dc_{-}\min}}{4V_{dc_{-}\min}} \quad k_{2} = \frac{V_{dc_{-}\min} + V_{dc_{-}\min}}{4V_{dc_{-}\max}}.$$
(22)

Here, it is obvious that k^2 is always positive. Therefore, as long as k^1 is positive, the condition (22) is always satisfied, and k^1 can be rearranged as follows:

$$k_{1} = \left(\frac{3V_{dc_\min} + V_{dc_\min}}{4V_{dc_\min}}\right)$$
(23)

Equation (24) is then directly obtained from (23) to ensure that k1 will always be positive

$$V_{dc_{\rm min}} > \frac{1}{3} V_{dc_{\rm mid}}.$$
 (24)

Note that (24) is a sufficient condition to meet the conditions in (21) so that the proposed method can be applied. However, even if (24) is not satisfied so that k_1 is negative, there still is a chance to apply the proposed method. To deal with this situation, let us consider the relationship between v^* max and v^* min as follows at a positive peak point:

$$v_{\max}^* = -2v_{\min}^*.$$
 (25)

By substituting (25) into (22), we have

$$-2k_1 > k_2.$$
 (26)

Since k_1 is negative in this case, the following condition is derived from (26);

$$k_1 \Big| < \frac{k_2}{2}. \tag{27}$$

If the relationship between k_1 and k_2 is established as in (27), even if the provision in (24) is broken, the conditions in (25) are satisfied so that the proposed method can be still effective. Let us recall Fig. 9 again here. In the figure, the values of $/k_1$ and $k_2/2$ for case III are evaluated as 0.1591 and 0.1593, respectively. Although the difference between the two values is very small, (27) is still true with these values. For case IV, the values of $/k_1$ and $k_2/2$ are calculated as 0.3, respectively.

4.1. Duty Calculation

In Fig. 7, the final voltage references are entered to the duty reference calculation block. In this block, the duty references of each H-bridge module are calculated as follows:

$$d_{a1}^{*} = d_{a2}^{*} = \dots = d_{aN}^{*} = \frac{v_{an}^{*}}{V_{dc_{a}}}$$

$$d_{b1}^{*} = d_{b2}^{*} = \dots = d_{bN}^{*} = \frac{v_{bn}^{*}}{V_{dc_{a}}}$$

$$d_{c1}^{*} = d_{c2}^{*} = \dots = d_{cN}^{*} = \frac{v_{cn}^{*}}{V_{dc_{a}}}.$$
(28)

The calculated duty references are compared to PS carriers to generate gating signals, as shown in Fig. 9. It should be noted that the duty references for each H-bridge in each phase are shared in the PS modulation.



Figure 9: Comparison of the duty references and the carriers.

Fig. 10 compares the voltage vector spaces and the voltage trajectories in the $\alpha - \beta$ -axes of traditional SPWM, traditional SVPWM, and the proposed NVM method under the given simulation condition. Compared to the balanced dc-link case, the area of the voltage vector space is reduced under the unbalanced dc-link condition. In the figure, the traditional SPWM shows the worst voltage distortion and the minimum voltage vector space. The traditional SVPWM gives more area than SPWM, but still, the voltage distortion is not avoidable. The proposed method shows no distortion on the output voltage and maximizes the voltage vector space compared to other methods.



Figure 10: Comparison of the voltage vector trajectories.

5. RESULTS AND DISCUSSION

A simple one-by-three configuration MLCI model is built in MatlabSimulink. The three-phase *RL* load with $R = 0.1\Omega$ and L = 1 mH is employed. The dc-link voltages for each phase are $Vdc_a = 0.5 \times 30$ V, $Vdc_b = 0.75 \times 30$ V, and $Vdc_c = 30$ V. The maximum synthesizable phase voltage in linear is

$$V_{ph_{\rm max}} = \frac{0.75 \times 30 + 0.5 \times 30}{\sqrt{3}} = 21.65V.$$
⁽²⁹⁾

The voltage references are given by

$$v_{as}^{*} = V_{ph_{max}} \sin(100\pi t)$$

$$v_{bs}^{*} = V_{ph_{max}} \sin(100\pi t - 2\pi/3)$$

$$v_{cs}^{*} = V_{ph_{max}} \sin(100\pi t + 2\pi/3)$$
(30)

The general simulation model for the traditional SPWM, traditional SVPWM, and the neutral voltage modulation is shown in fig.11.

Fig. 12 shows the time-domain simulation results with the same simulation condition. From t = 0.0 s to t = 0.05 s, traditional SPWM is used. From t = 0.05 s to t = 0.1 s, traditional SVPWM is used. After t = 0.1 s, the proposed method is applied. When traditional SPWM is applied, v_{sn}^* is zero, and the pole voltage references are identical to the ones in (30). With traditional SVPWM, v_{sn}^* is no longer zero, and the peak voltage of the pole voltage references is reduced compared to SPWM. However, the duty reference of phase *a*, where the dc-link voltage is minimum among the three phases, is saturated in both cases. Whereas with the proposed method, the fundamental frequency component of the neutral voltage is included in v_{sn}^* , and the duty references



Figure 11: simulation model of 3 level cascaded inverters using traditional SPWM, traditional SVPWM, and the neutral voltage modulation.

are not saturated. The benefit of the proposed method can also be observed from the peak value of the phase current in the last section of the figure. Under traditional methods, the phase currents are unbalanced. However, the phase currents are well balanced with the proposed method. From the simulation results, it can be seen that the proposed method can synthesize the maximum available phase voltage in the linear modulation range under unbalanced dc link.

The NVM is utilized as shown in Fig.11; the phase current imbalance is compensated. At t=0.1sec the NVM is applied, and the measured THD is about 4.18%.

6. EXTENSION WORK

The NVM method 3 level cascaded inverters used. The extension work for the proposed NVM 5 level cascaded inverters used, the NVM is able to balance line-to-line output voltages as well as to maximize the linear modulation



[Sec]



Figure 12: simulation result of traditional SPWM, traditional SVPWM, and the proposed method.



Figure14: simulation model of 5 level cascaded inverters using traditional SPWM, traditional SVPWM, and the neutral voltage modulation.

range under un balanced DC-link conditions. The THD may also reduced by using NVM. The simulation model for the extension NVM is shown in fig.14.

The simulation results of 5 level cascaded inverters using traditional SPWM, traditional SVPWM, and the neutral voltage modulation as shown in fig.15. From $t = 0.0 \ s$ to $t = 0.05 \ s$, traditional SPWM is used. From $t = 0.05 \ s$ to $t = 0.1 \ s$, traditional SVPWM is used. After $t = 0.1 \ s$, the proposed method is applied.



[Sec]



Figure 15: simulation result of 5 level cascaded inverters using traditional SPWM, traditional SVPWM, and the NVM method.

The 5 level cascaded inverters NVM is utilized as shown in Fig.14; the phase current imbalance is compensated. At t=0.1 sec the NVM is applied, and the measured THD is about 1.90%.

7. CONCULSION

From the analysis, the maximum linear modulation range was derived. The proposed NVM technique is applied to achieve the maximum modulation index in the linear modulation range under an unbalanced dc-link condition as well as to balance the output phase voltages. Compared to the previous methods, the proposed technique is easily implemented and improves the output voltage quality under unbalanced dc-link conditions. Both simulations results based on the IPM motor drive application verify the effectiveness of the proposed method. The NVM method compensates the voltage and current imbalances under unbalanced dc-link conditions. The THD is reduced.

References

[1] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.

- [2] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters—State of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010. CHO et al.: CARRIER-BASED NVM STRATEGY FOR MLCIs UNDER UNBALANCED DC SOURCES 635
- [3] J.-S. Lai and F. Z. Peng, "Multilevel converters—A new breed ofpower converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/Jun. 1996.
- [4] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A surveyon cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [5] J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. León, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," *Proc. IEEE*, vol. 97, no. 11, pp. 1786–1817, Nov. 2009.
- [6] G. Bergna, E. Berne, P. Egrot, P. Lefranc, A. Arzande, J.-C. Vannier, and M. Molinas, "An energy-based controller for HVDC modular multilevel converter in decoupled double synchronous reference frame for voltage oscillation reduction," *IEEE Trans. Ind. Electron.*, vol. 60, no. 6, pp. 2360–2371, Jun. 2013.
- [7] Z. Shu, N. Ding, J. Chen, H. Zhu, and X. He, "Multilevel SVPWM with DC-link capacitor voltage balancing control for diode-clamped multilevel converter based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1884–1896, May 2013.
- [8] J. Chavarria, D. Biel, F. Guinjoan, C. Meza, and J. J. Negroni, "Energybalance control of PV cascaded multilevel gridconnected inverters under level-shifted and phase-shifted PWMs," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 98–111, Jan. 2013.
- [9] G. Buticchi, E. Lorenzani, and G. Franceschini, "A five-level single-phase grid-connected converter for renewable distributed systems," *IEEE Trans. Ind. Electron.*, vol. 60, no. 3, pp. 906–918, Mar. 2013.
- [10] J. A. Munoz, J. R R. Espinoza, C. R. Baier, L. L. Morán, E. E. Espinosa, P. E. Melín, and D. G. Sbárbaro, "Design of a discretetime linear control strategy for a multicell UPQC," *IEEE Trans. Ind. Electron.*, vol. 59,no. 10, pp. 3797–3807, Oct. 2012.
- [11] J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo, and M. A. Aguirre, "Selective harmonic mitigation technique for highpower converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2315–2323, Jul. 2010.
- [12] L. G. Franquelo, J. Napoles, R. C. Portillo Guisado, J. I. Leon, and M. A. Aguirre, "A flexible selective harmonic mitigation technique tomeet grid codes in three-level PWM converters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3022–3029, Dec. 2007.
- [13] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, and B. Wu, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [14] A. M. Massoud, S. Ahmed, P. N. Enjeti, and B. W. Williams, "Evaluation of a multilevel cascaded-type dynamic voltage restorer employing discontinuous space vector modulation," *IEEE Trans. Ind. Electron.*, vol. 57,no. 7, pp. 2398–2410, Jul. 2010.
- [15] M. Hagiwara, K. Nishimura, and H. Akagi, "A medium-voltage motor drive with a modular multilevel PWM inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1786–1799, Jul. 2010.
- [16] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [17] L. Maharjan, S. Inoue, and H. Akagi, "A transformerless energy storage system based on a cascade multilevel PWM converter with star configuration," *IEEE Trans. Ind. Appl.*, vol. 44, no. 5, pp. 1621–1630, Sep./Oct. 2008.
- [18] W. Song and A. Q. Huang, "Fault-tolerant design and control strategy forcascaded H-bridge multilevel converter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2700–2708, Aug. 2010.
- [19] E. Villanueva, P. Correa, J. Rodriguez, and M. Pacas, "Control of a singlephasecascaded H-bridge multilevel inverter for grid-connected photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4399–4406, Nov. 2009.
- [20] C. Cecati, F. Ciancetta, and P. Siano, "A multilevel inverter for photovoltaic systems with fuzzy logic control," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4115–4125, Dec. 2010.
- [21] C. H. Ng, M. A. Parker, R. Li, P. J. Tavner, J. R. Bumby, and E. Spooner, "A multilevel modular converter for a large, light weight wind turbine generator," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1062–1074, May 2008.
- [22] F. Khoucha, S. M. Lagoun, K. Marouani, A. Kheloui, and M. E. H. Benbouzid, "Hybrid cascaded H-bridge multilevelinverter induction-motordrive direct torque control for automotive applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 892–899, Mar. 2010.
- [23] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, Jan./Feb. 1999.
- [24] Z. Du, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "DC–AC cascaded H-bridge multilevel boost inverter with no inductors for electric/hybridelectric vehicle applications," *IEEE Trans. Ind. Appl.*, vol. 45, no. 3, pp. 963–970, May/Jun. 2009.

- [25] A. K. Gupta and A. M. Khambadkone, "A general space vector PWM algorithm for multilevel inverters, including operation in overmodulation range," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 517–526, Mar. 2007.
- [26] A. K. Gupta and A. M. Khambadkone, "A space vector modulationscheme to reduce common mode voltage for cascaded multilevel inverters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1672–1681, Sep. 2007.
- [27] R. Rabinovici, D. Baimel, J. Tomasik, and A. Zuckerberger, "Series space vector modulation for multi-level cascaded Hbridge inverters," *IET Power Electron.*, vol. 3, no. 6, pp. 843–857, Nov. 2010.
- [28] Z. Cheng and B. Wu, "A novel switching sequence design for five-level NPC/H-bridge inverters with improved output voltage spectrum and minimized device switching frequency," *IEEE Trans. Power Electron.*, vol. 22,no. 6, pp. 2138–2145, Nov. 2007.
- [29] B. P. McGrath, D. G. Homes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," *IEEE Trans. Power Electron.*, vol. 18, no. 6, pp. 1293–1301, Nov. 2003.
- [30] D.-W. Kang, Y.-H. Lee, B.-S. S. Suh, C.-H. H. Choi, and D.-S. S. Hyun, "An improved carrier-based SVPWM method using leg voltage redundancies generalized cascaded multilevel inverter topology," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 180–187, Jan. 2003.

This document was created with Win2PDF available at http://www.win2pdf.com. The unregistered version of Win2PDF is for evaluation or non-commercial use only. This page will not be added after purchasing Win2PDF.