

# Analysis of Low Power CMOS Bandgap Using SCM and ACM

S. Harshavardhan Naidu<sup>1</sup>, Venkata Subbaiah P.<sup>2</sup> and Jebasingh Kirubakaran S.J.<sup>3</sup>

## ABSTRACT

The formulation of the band-gap electrical energy orientation circuit here open loop technology is described here this paper. Here the PTAT voltage generator is devised using the self-cascade MOSFET using the Advanced Compact MOSFET works under the inversion level methodology in which the current is the main variable. A forward biased PN junction with complementary to absolute temperature combined with the PTAT electrical energy to concoct the bandgap orientation electrical energy in which the scrounging perpendicular bipolar junction transistors are used. The bipolar junction transistors are used to create the electrical energy with dismissive heat co-efficient. The entire circuit has been integrated using the CMOS 90nm technology. In which the operating voltage is 1v and the supply current is 65nA the sum of power inspired by the path is 49nW. at room heat the output electrical energy is 0.7V, power supply sensitivity is 0.368v

**Key Words:** Bandgap, PTAT, Mirror, and differential Amplifier

## 1. INTRODUCTION

In today's era of low down power and low down voltage facial appearance are robustly striking for portable applications. Voltage references are indispensable structure in many digital and analog integrated circuits. A bandgap reference circuit is an important circuit which is used as a voltage reference in ADC, regulators and memories.

Basic principle of the bandgap reference voltage is designed using the PTAT/CTAT. By adding the PTAT and CTAT the resultant output should be a 0-TAT voltage which is independent of temperature. All the traditional bandgap circuits are devised using the operational amplifier. Note that the bandgap circuit proposed in this paper does not require resistors and is indeed an open loop circuit. Consequently it can be implemented without an operational amplifier. The benefits are power consumption, area as well as no dependency on amplifier non-idealities such as offset voltage, finite gain and noise

The CMOS analog propose based on the idea of inversion stage methodology have been exposed to produce high performance in low down power low down voltage circuits. The proposed paper uses the technology independent inversion level methodology and it is indeed works in open loop technologies. The minimum provide electrical energy is 1V and the provide current denoted 65nA and the circuit consumes an average power of 49nW. the output voltage at the room temperature is 0.7V. The paper is planned as section-II the Advanced Compact MOSFET form-III. The PTAT Voltage Generator IV Voltage Buffer V Experimental Results VI conclusion.

## 2. ADVANCED COMPACT MOSFET TYPICAL

The ACM (Advanced Compact MOSFET) typical prove themain device for circuit plan for the truthful modeling of MOSFET's during all reversal levels.

In Advanced Compact MOSFET, the drain current of a protracted channel MOSFET be able to crack into forward and reverse currents.

<sup>1</sup> Dept. of Electrical and Electronics Engineering Vel Tech High Tech, Email: [sapineniharsha@gmail.com](mailto:sapineniharsha@gmail.com)

<sup>2</sup> Dept. of Electronics and Communication Engineering Vel Tech, Email: [venky806@gmail.com](mailto:venky806@gmail.com)

<sup>3</sup> Dept. of Electronics and Communication Engineering Vel Tech Multi Tech, Email: [jebasinghvmt@gmail.com](mailto:jebasinghvmt@gmail.com)

$$I_D = I_F - I_R = I_S (i_f - i_r) \tag{1}$$

Where,

$$I_S = I_{SQ} \left[ \frac{W}{L} \right] = I_{SQ} (S) \tag{2}$$

$$I_{SQ} = \mu C'_{ox} n \frac{\phi_t^2}{2} \tag{3}$$

Note  $I_F$  ( $I_R$ ) depends on the gate and source currents and drain electrical energy in forward saturation,  $I_F \gg I_R$ , so  $I_D = I_F = I_S i_f$ ,  $I_S$  is designated the normalization and exact current and  $I_{SQ}$  is the sheet exact current  $i_{f(r)}$  is the forward or reverse reversal level and  $\mu, n, C'_{ox}, \phi_t, S = \frac{W}{L}$  the mobility, slope factor, gate oxide capacitance per unit area, thermal electrical energy and the transistor aspect ratio, in that order. In the below derivation correlation among electrical energy and current will be executed.

$$V_P - V_{S(D)} = \sqrt{1 + i_{f(r)}} - 2 + l_n \left( \sqrt{1 + i_{f(r)}} - 1 \right) \tag{4}$$

Where:

$$V_P \approx \frac{V_{GB} - V_{TO}}{n} \tag{5}$$

Gate Tran’s conductance definition for any inversion level is

$$g_m = \frac{2I_D}{n\phi(\sqrt{1 + i_f} + \sqrt{1 + i_r})} \tag{6}$$

### 3. THEPTATVOLTAGEGENERATOR

The two MOSFET’s of each are acting in triode region and in saturation region which exists called the Self-Cascade MOSFET (SCM) Structure. The cores of the PTAT electrical energy create circuit for SCM. If  $I_{ref}$  is a copy of the current specific  $I_s$  then SCM be able to execute as a PTAT Voltage Generator for any inversion level. The design equations (6) (7) are derived from (1) through (5) is Straight forward (4). The relationship between  $i_{f1}$  and  $i_{f2}$  for SCM is given with factors  $N, P, Q, R$  defined by the gain of the PMOS current mirrors. The PTAT Voltage is designed using four self-cascade MOSFET and it contain five different current sources which has given separate names such as  $N, P, Q, R$ .

$$\alpha_1 = \frac{i_{f1}}{i_{f2}} = \left[ 1 + \frac{S_2}{S_1} \left( 1 + \frac{N + P + Q + R}{M} \right) \right] \tag{7}$$

$$V_{X1} = V_{DS1} = \phi \left\{ \sqrt{1 + \alpha_1 i_{f2}} - \sqrt{1 + i_{f2}} + l_n \left( \frac{\sqrt{1 + \alpha_1 i_{f2}} - 1}{\sqrt{1 + i_{f2}} - 1} \right) \right\} \tag{8}$$

Note that the above expression is effective for whichever inversion level, since  $\alpha_1$  is a constant independent of temperature, the intermediate node voltage  $V_{X1}$  of the SCM is PTAT as long as the bias current  $I_{ref}$  is a facsimile of reference current.




Figure 1: Band-Gap Circuit

#### 4. VOLTAGEBUFFER

Bandgap circuit has been designed to drive only small and medium loads hence a buffer has been implemented in-order to drive large capacitive loads voltage buffer has been used. Fig: 3 displays physical circuit of proposed bandgap reference with voltage buffer. The proposed orientation is used to upturn the drive capacity, in voltage buffer with traditional single stage amplifier. In the proposed typical to custom the active load of input couples, the PMOS transistors are recycled by way of input transistors, remaining transistors are recycled as current sources; In the amplifier base current and source current afford current reference.

#### 5. EXPERIMENTAL RESULTS

The proposed typical experimental results shows that the bandgap circuit deliberate in 90nm technology consumes less power and the power provided negative response ratio has been increased in the current paper when compared to other paper. The power provided negative response ratio is -80db when calculated for 100Hz and the buffer has been designed equally to drive positive large capacitive loads this is additional support to the circuit.

The cascade currents are used to achieve high resistance output. The main advantage of cascade current mirror is, capability to conquer the channel length modulation effect. A decoupling capacitor has been placed at the end of the cascade current mirror to suppress high frequency noise in power supply signals. When the power supply temporarily drops its voltage, a decoupling capacitor can briefly supply power at the correct voltage.

In Fig: 4 pilot graph saturation region confirms that the transistors are working. The power supply sensitivity is 0.36V. The temperature range is between 40C-125C. They can temporarily act as a power sources bypassing the power supply.




Figure 2: Voltage Buffer




Figure 3: PSRR




Figure 4: Supply Sensitivity

## 6. CONCLUSION

The bandgap circuit along with the buffer produces an optimized circuit for better performance in driving large load and power consumption is also fairly well when compared to other papers. The circuit could be biased to amplify the power deliver dismissal ratio and the cascade current mirror can be replaced by other current mirror such as wildlar current mirror as per the need of the design. The temperature co-efficient can be optimized by adding an additional BJT circuit and can cancel out with the PTAT voltage.

## REFERENCES

- [1] "A current based MOSFET model for integrated circuit design" in Low voltage/Low Power integrated circuits and systems..IEEEPress, ISBN 0-7803-3446-9 2010, ch.2, pp. 7-55-C.Galup-, and A.I.A Cunha,
- [2] "An MOS Transistor model for analog circuit design," IEEEj. Solid State Circuits vol. 33, no. 10, pp. 1510-159, Oct. 2005-A.I.A.Cunha, and C.G. Montoro.
- [3] "A Low Voltage CMOS Bandgap Reference," IEEEJ.Solid-State Circuits, vol. SC-14, no. 3, pp. 573-577 June 1999-E.A.Vittoz and O. Neyroud.
- [4] "Ultra-low power CMOS cells for Temperature sensors." in SBCCI 05:Proceedings of the 18<sup>th</sup> annual Syposium on Integrated Circuits and System Design. ACM Press, Sept 2005, pp. 202-206-C.Rossi and P. Aguirre.
- [5] "CMOS current reference without resistance," in ESSCIRC 96:Proceedings in the 22<sup>nd</sup> European Solid-State Circuits conference, Neuchatel, Switzerland, Sept. 1996-H.Oguey and D. Aebischer.
- [6] "CMOS Current reference without resistance," IEEEJ. Solid-State Circuits, vol SC-32, no. 7, pp. 1132-1135, July 1999-H.J.Oguey and D. Aebischer.