

# Metal-Insulator-Metal Capacitors for Analog/Mixed Signal Circuits: A review

R. Karthik\* and A. Akshaykranth\*\*

## ABSTRACT

This paper describes a thorough research on high-k metal-insulator-metal capacitors using various dielectric materials. Also, summarizes the works being carried out in MIM Capacitor fabrication and its characterization of the device parameters such as capacitance, leakage current, Reliability, Voltage coefficient of capacitance parameters etc. This paper reviews the progress and efforts made in the recent years for high-k dielectrics.

**Keywords:** Metal-Insulator-Metal Capacitor, High-k, Voltage co-efficient of capacitance, Reliability, Multilayer, Gate stack.

## 1. INTRODUCTION

Over the past 40 years, remarkable progress has been made in the silicon technology. In order to develop ICs with good functionality, improved performance and with increased levels of integration, the semiconductor industry has been pushed by the drive to develop modern electronic systems such as mobile phones, computers etc. This is accomplished by the way the devices are scaled down which in turn results in a constant increase in the number of components per chip. This trend is phenomenally called as “Moore’s Law” which predicts that the number of components per chip doubles in every 18 months [1].

However, to develop modern electronic systems, parameters such as frequency of operation, power consumption are also important. But, it is observed that most of the areas in chip is occupied by passive components itself. Therefore, performance of these passive components plays a significant role in determining the overall characteristics of entire circuits. In particular, MIM capacitors are the key passive components which are being used in the analog and mixed signal ICs. Initially, MIS structure was used in the silicon ICs. Later, it was replaced by polysilicon-oxide-polysilicon capacitors due to the small variation of capacitance with voltage. But, the performance of this capacitor degrades when they are used at high RF frequencies. This is due to the large resistive loss from the electrodes, and parasitic capacitance [2].

Later, MIM capacitors were favoured due to its highly conductive electrodes which in turn reduce the contact resistance and low parasitic coupling to the silicon substrate [3-4]. MIM capacitors have generated considerable amount of interest for applications such as AMS ICs and RF ICs [5] compared to the other capacitor structures due to its low leakage current density, low voltage and temperature coefficients, and has the ability to withstand higher application voltage [6].

Figure 1 shows the cross-sectional schematic view of the integration of MIM capacitors into the AlCu Back-End of Line (BEOL). The MIM capacitor is integrated between the top metal layer and Standard BEOL metal layer. The capacitor’s bottom electrode is a metal stack consisting of metal layer of Ti/TiN/AlCu.

\* Department of Electronics and Communication Engineering MLR Institute of Technology Hyderabad, India,  
Email: karthik.r@mlrinstitutions.ac.in

\*\* Department of Electronics and Communication Engineering MLR Institute of Technology Hyderabad, India,  
Email: akshaykranth417@gmail.com




Figure 1: Cross-sectional schematic of MIM capacitor used in the AlCu BEOL

## 2. EVOLUTION OF MIM CAPACITORS

The metal-insulator-silicon (MIS) capacitors were initially used in Silicon ICs. Figure 2 shows the development of capacitors for silicon ICs. Later, it was replaced by the polysilicon-insulator-polysilicon (PIP) capacitors due to the better electrical characteristics. Though this capacitor showed good electrical characteristics, it suffered from poor quality factor (<50) due to the resistive losses in the contacts and plates, poor RF compatibility. Also, PIP capacitors caused undesirable variation of capacitance with voltage




Figure 2: Development of capacitors for silicon integrated circuit from poly-insulator-silicon structure [7] to poly-insulator-poly [8] and metal-insulator-metal structures.




Figure 3: Dielectric constant  $\kappa$  versus band gap for oxides [9].

due to the depletion effect at polysilicon/substrate interface and associated parasitic capacitance [2]. This type of variations is not acceptable in high precision circuits such as analog-digital and digital-analog converters [10-11].

In PIP capacitors, an upper electrode and a lower electrode are made of conductive polysilicon, thus causing oxidation reactions on the interfaces between dielectric thin film and the upper and lower electrodes. The oxidation reaction causes formation of native oxide films, thus disadvantageously reducing overall capacitance. The top and bottom polysilicon contacts can be replaced by metal electrodes, particularly TiN or Pt [11]. After replacing the top and bottom layers with metal electrodes, this was called as Metal-Insulator-Metal Capacitors. This capacitor was used to mitigate the disadvantage of PIP capacitors. A MIM capacitor has a structure in which a lower metal, an insulating layer and an upper metal are laminated, in that order. The MIM capacitor has a low specific resistance and is free from parasitic capacitance by depletion, thus being generally applicable in high performance semiconductor devices. It was constructed over top of metal lines to avoid series resistance and cross talk between silicon substrate. Figure 3 shows the dielectric constant values of various oxides. The  $k$  values vary inversely with the band gap [9]. Higher dielectric constant materials give high capacitance density but lead to high leakage.

### 3. PARAMETERS OF MIM CAPACITORS

The performance of the MIM capacitors can be evaluated by many physical parameters. The key parameters for MIM capacitors are capacitance density, leakage current density, frequency dependence of capacitance, voltage linearity, dielectric reliability, and quality factor.

#### 3.1. Capacitance density

Capacitance density is an important parameter of MIM capacitor. The integrated MIM capacitors are parallel plate capacitors. For the parallel plate capacitors, the capacitance density can be estimated by the general formula,

$$C = \frac{\epsilon_o \epsilon_r A}{d} \quad (1)$$

where,  $\epsilon_r$  and  $\epsilon_o$  are the relative permittivity and permittivity of free space ( $8.85 \times 10^{-12}$  F/m) respectively.  $A$  is the electrode area of the capacitor,  $C$  and  $d$  are the capacitance and thickness of the dielectric layer. The capacitance density ( $C/A$  (fF/ $\mu\text{m}^2$ )) displays the capacitance per unit area in MIM capacitors. The dielectric constant ( $k$ ) is also represented as  $\epsilon_r$ . The dielectric constant specifies the ability of the dielectric material to store charge. It is determined by the polarizability of the dielectric material under the influence of applied electric field. The dielectric constant of the material is inversely proportional to the dielectric thickness 'd' and the capacitance of the MIM device is directly proportional to the electrode area 'A' of the capacitor. To achieve high capacitance density, selection of high- $k$  material is an important parameter. Higher the dielectric constant value more will be the capacitance density. On the other hand, thickness 'd' of the dielectric layer should be as small as possible. This highly depends on the limitations of dielectric deposition technology.

### 3.2. Leakage current density

Leakage current density is one of the most critical performance parameters of MIM capacitor. It is proved, experimentally and mathematically, that the leakage current density is higher at high- $k$  materials due to low Schottky barrier height and low effective barrier thickness [12]. The conduction mechanisms can be either bulk limited or electrode limited. The electrode limited conduction is more effective and suitable in case of thinner films and are electrode dependent. The conduction/transport of charge carriers occurs in the insulator itself. However, bulk limited conduction deals with the transport of charge carriers from the cathode into the insulator and is dominant in thicker films. Schottky emission (SE), Poole-Frenkel (PF) emission, Trap assisted tunneling (TAT) and Fowler-Nordheim (FN) tunneling are some of the dominant leakage conduction mechanisms. Each mechanism will dominate the other at various applied voltages depending on the trap distributions at the interface and bulk.




Figure 4: Frequency dependent capacitance characteristics of Al<sub>2</sub>O<sub>3</sub> and AlTiO<sub>x</sub> [13].

### 3.3. Frequency dependence

When an AC signal passes through the MIM capacitor, the dipoles of dielectric material polarize according to the positive and negative half cycles. This rotation or polarization with electric field direction is a mechanical phenomenon which can't follow the high frequency signal, thus the polarization and polarizability of material reduces. This results in the reduction of dielectric constant with frequency increment. This effect is referred to as frequency dependence of capacitance. The rate of change of reduction in the dielectric constant with increment in frequency depends on the atomic arrangement of the dielectric material and defects. Chen *et al* showed the dependence of capacitance with frequency for  $\text{Al}_2\text{O}_3$  and  $\text{AlTiO}_x$  MIM capacitors. It shows a different rate of reduction in capacitance for the increase in frequency [13] which are shown in Figure 4. It is observed from Figure 4 that, the reduction in capacitance with frequency increment for  $\text{AlTiO}_x$  capacitors is due to the high density of defects/traps and low time constant of traps available at the metal-to-oxide interface [13].

### 3.4. Voltage linearity

The variation of capacitance with the applied voltage is known as the voltage coefficient of capacitance (VCC). For a MIM capacitor device, the capacitance variation with voltage variation should be as small as possible. This variation of capacitance is not acceptable in few circuits, such as RF and mixed signal circuits. Voltage coefficient of capacitance is extracted using, where  $C_0$  is the capacitance at bias voltage of zero,  $\alpha$ , and  $\beta$  are the quadratic and linear coefficient of capacitance, respectively [10]. VCC of capacitors is a trade-off factor for the dynamic range of AMS circuits which should be less than 100ppm/V<sup>2</sup> to meet the ITRS requirements [14]. Gonon *et al* has reported on the modeling of VCC with frequency, temperature and trap density based on electrode polarization mechanism [15]. The dependence of thickness on the quadratic VCC value can be explained by the free carrier model in which the quadratic VCC is inversely proportional to the relaxation time [16]. As the thickness increases, the electric field across the dielectric decreases which results in a smaller  $\alpha$  value.

### 3.5. Dielectric reliability

Breakdown voltage of the device determines the lifetime of the device. Reliability studies of the device give us the information about device performance under various conditions, such as temperature, and electrical stress. Reliability of the MIM device mainly deals with the stress applied on to the device under various time, voltage and temperature. This results in an increase in leakage current which is due to the increase in trap evolution in the dielectric layer. This phenomenon is called as Stress induced leakage current (SILC). Highly reliable MIM devices require high breakdown voltage.

### 3.6. Quality factor

The reciprocal of the dissipation factor is called the quality factor (Q). The dissipation factor is a measure of how much energy is lost in the dielectric under the influence of AC operation. The dielectric undergoes resistive losses when the charges in the dielectric cannot react to the applied electric field spontaneously. The voltage and current might deviate from the ideal value of 90°. This angular difference is called the loss angle ( $\delta$ ). It is zero for capacitor that dissipated no wasted energy.

$$Q = \frac{1}{\tan \delta} \quad (2)$$

## 4. CHALLENGES IN SCALING OF MIM CAPACITOR

Scaling down the size of the device is a major problem in MIM capacitor fabrication. Scaling down the thickness of the dielectric mainly depends upon the fabrication technology. It is essential to reduce the area

of the capacitor significantly as the MIM capacitors occupy a large amount of area in the digital circuits. If the chip area is reduced, this would lead to more number of compact designs at high speed with improved performance, smaller die size and at low cost [17].

The need to incorporate high density MIM capacitors with in a cost effective manner follows the standard published by International Technology Roadmap for Semiconductors (ITRS). Table 1 shows the ITRS requirements upto year 2018. According to the ITRS recommendations [14], near future devices should attain high performance characteristics (high capacitance density, low leakage current density, high breakdown voltage and high voltage linearity) as shown in Table 1. However, various high- $k$  materials have been used in MIM capacitors. In spite of using the high- $k$  materials in MIM capacitors, the status is that no existing high- $k$  material matches with the ITRS requirements completely. Consequently, many alternative dielectric structures such as stacked or sandwiched multilayer dielectrics have been developed to optimize the properties of MIM capacitors. Achieving all the key parameters of MIM capacitors in the desired range using high- $k$  dielectric materials is not a straightforward task. Using these high- $k$  dielectric materials may result in high capacitance densities, but also gives us some of the challenging tasks such as high leakage current and capacitance – voltage linearity [18].

**Table 1**  
**ITRS requirements in MIM Capacitor for RF and Mixed-signal applications [14]**

<i>Year of Production</i>	<i>2012</i>	<i>2013</i>	<i>2014</i>	<i>2015</i>	<i>2016</i>	<i>2018</i>
Capacitance density (fF/ $\mu\text{m}^2$ )	5	5	5	7	7	10
Voltage Linearity (ppm/V <sup>2</sup> )	<100	<100	<100	<100	<100	<100
Leakage current density (A/cm <sup>2</sup> )	<10 <sup>-8</sup>	<10 <sup>-8</sup>	<10 <sup>-8</sup>	<10 <sup>-8</sup>	<10 <sup>-8</sup>	<10 <sup>-8</sup>
Q Factor	>50	>50	>50	>50	>50	>50

Also, deposition technology is an important parameter in scaling. Many high- $k$  dielectric materials require high temperature processing. It is known that material properties in terms of crystallinity of the dielectric material can be improved by high temperature processing [19-20]. However, high temperature processing also has some disadvantages in CMOS technology as the BEOL process is limited to a temperature of 400°C. Secondly, interface quality between the layers of the MIM capacitor stack can be degraded. Keeping all the challenging aspects discussed above in mind, one should also consider the physical and electrical characterization for the development of future MIM capacitor structures.

## 5. MIM CAPACITORS IN THE RF AND MIXED SIGNAL APPLICATIONS

Among the various passive components used in RF and AMS circuit applications, capacitors are the primary component needed in the phase shifter, oscillator, coupling and decoupling circuits, filter, analog - digital and digital - analog converters etc [21]. Capacitors are widely used in filters, such as high pass, band pass and low pass filters. The capacitors in general are also used to decouple a circuit from another such that the noise from one circuit is shunted and does not affect the rest of the circuit. Figure 5 shows various sub-circuits in RFICs, such as oscillator, phase shifter, decoupling capacitor, analog-digital converters. Arrays of capacitors are used in analog-digital converters to digitalize the analog signal into different discrete digital signals [22].

### 5.1. DRAM applications

MIM capacitors are widely used in Dynamic random access memories (DRAM). For RF and AMS applications, MIM capacitors should hold high capacitance density, low leakage current density and low voltage linearity. However, the requirements are different for DRAM. In DRAM applications, each capacitor should possess a cell size < 0.0061  $\mu\text{m}^2$  and should attain a capacitance density of 25 fF/cell and most




Figure 5: Applications of MIM capacitors (a) Cross coupled LC oscillator, (b) Phase shifter circuit, (c) Decoupling capacitors, and (d) Analog-digital converters.

importantly small VCC is not a prerequisite. In DRAM applications, high temperature fabrication process is required to mainly increase the capacitance density and reduce the leakage current.

## 6. HIGH-K DIELECTRICS FOR MIM CAPACITOR APPLICATION AND THE IMPORTANT CRITERIA FOR MATERIAL SELECTION

$\text{SiO}_2$  ( $k \sim 3.9$ ) and  $\text{Si}_3\text{N}_4$  ( $k \sim 7$ ) materials were used in conventional MIM capacitors [23, 24, 11]. These capacitors exhibit good electrical properties but their capacitance densities are not high due to their low dielectric constants. These capacitors could not achieve the required capacitance density value projected by the ITRS roadmap [14]. However, scaling down the dielectric thickness of  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  can increase the capacitance density. But, this may offset the breakdown voltage, leakage current and voltage linearity problem [3, 25]. Van Dover *et al* demonstrated a  $\text{SiO}_2$  MIM capacitor showing a capacitance density of  $2.5 \text{ fF}/\mu\text{m}^2$  [26]. However, the achieved capacitance density is low compared to the ITRS recommendations [14]. As a result, the adoption of high- $k$  materials is vital to meet the ITRS requirements of MIM capacitors for analog and mixed signal applications. Adoption of physical high- $k$  dielectric films may potentially improve the electrical characteristics of the device.

Figure 6 shows the collection of a few high- $k$  dielectric materials showing the relationship of band gap versus dielectric constant [9]. This provides a straight forward criterion of selecting suitable high- $k$  materials as the dielectrics for MIM capacitors. It should be noted that lower band gap materials may result in the reduction of breakdown voltage [27]. High- $k$  dielectrics are critically important to meet the technology demands in near future.

It has been proved that  $\text{SiO}_2$  is the best dielectric material as an interface between Si- $\text{SiO}_2$ . So, to be compatible with Si substrate, high- $k$  dielectric materials should possess the following features [28].




Figure 6: (a) A schematic diagram illustrating the dependence of static dielectric constant on frequency, (b) Bandgap ( $E_g$ ) versus static dielectric constant ( $k$ ) and electrical breakdown field ( $E_{bd}$ ) for representative high- $k$  materials [29]

#### Electrical properties

- High dielectric constant
- High band gap
- Low leakage currents
- Reduced charge trapping characteristics
- Negligible frequency dispersion
- High reliability at operating conditions

### 6.1. Material requirements and selection

The electrical characteristic of every material is dependent on its dielectric properties. Measurements of these dielectric properties can provide valuable information of material characteristics, design parameters for many electronic applications. The electrical properties of material are mainly the permittivity and permeability. The permittivity and permeability of a material are not constant, but can change with frequency, temperature, orientation, mixture, pressure and molecular structure of the material [29]. The initial evaluation for gate oxides focused on the dielectric constants, which are attributed due to polarization of ionic and electronic dipoles in the GHz frequency frame which is needed for RF and Analog/Mixed signal devices, as shown in Figure 6 (a) [29]. The dielectric response is mainly based on ionic and electronic polarization at high frequencies, which guides a metal element that forms an ionic bond with oxygen and has a large atomic number (number of electrons). Each of these polarization mechanisms are a function of the frequency of the applied field. When the frequency of the applied field is sufficiently low, all types of polarizations can reach the value they would have at steady field equal to the instantaneous value of alternating field. But as the frequency increases, the polarization no longer has time to reach its steady peak value. Electronic, atomic, and orientation polarization occur when charges are locally bound in atoms, molecules, or structures of solids or liquids. Some of the charge carriers may migrate over a distance through the material when a low frequency electric field is applied. Interfacial or space charge polarization occurs when the motion of



these migrating charges is impeded. The charges can become trapped within the interfaces of a material. Motion may also be impeded when charges cannot be freely discharged or replaced at the electrodes. The field distortion caused by the accumulation of these charges increases the overall capacitance of a material. A relaxation effect is usually associated with orientation polarization. Relaxation time  $\delta$  is a measure of the mobility of the molecules (dipoles) that exist in a material. It is the time required for a displaced system aligned in an electric field to return to  $1/e$  of its random equilibrium value (or the time required for dipoles to become oriented in an electric field). Transition metal oxides thus emerged as promising candidates, especially for those of heavy metal elements to maximize the dielectric constants [29].

Dielectric constant, Energy band-gap, electron affinity, and frequency dependent dielectric constant are some of the intrinsic parameters involved in the selection of a good dielectric material. These parameters are related to each other by their atomic interactions which are determined by their phase and chemical compositions. The material can be either amorphous or crystalline depending upon the process conditions. However, it is realized that a general compromising relationship exists for these materials between the static dielectric constant ( $k$ ), the attainable bandgap ( $E_g$ ), and the electrical breakdown field ( $E_{bd}$ ), as shown in Figure 6 (b). This behaviour is expected qualitatively since stronger polarizability implies weaker bonding, and weaker bonding implies a small separation between bonding and anti-bonding energies [30]. Therefore, it is not possible to maximize  $k$ ,  $E_g$  and  $E_{bd}$  simultaneously for a simple binary oxide. They need to be carefully balanced to optimize the performance of different devices and circuits. In general, a promising high- $k$  material should have a dielectric constant between 10 and 30, a bandgap above 5eV, and band offsets with a semiconductor substrate above 1eV to minimize carrier injection.

Several high- $k$  materials have been investigated as alternative to  $\text{SiO}_2$  gate oxide such as  $\text{Si}_3\text{N}_4$ , Ferroelectric materials such as ferroelectric titanates ( $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$  and  $\text{SrTiO}_3$ ). Metal oxides such as  $\text{Ta}_2\text{O}_5$ ,  $\text{TiO}_2$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{ZrO}_2$ , and  $\text{HfO}_2$ ; and silicates such as  $\text{HfSi}_x\text{O}_y$  and  $\text{ZrSi}_x\text{O}_y$  [31-38]. Unfortunately, each of these materials is found to have its drawbacks. A particularly important consideration is that the selection of high- $k$  dielectric materials should be scalable to future technology generation. Because of immense cost associated with developing high- $k$  dielectric materials in replacing the  $\text{SiO}_2$ . Though a careful balance of all important requirements for a gate dielectric material, hafnium based materials emerged over the last decade as the designated dielectrics for future generation of nano scale devices and was successfully introduced into production in 2007 [39].

## 7. REVIEW ON HIGH-K MATERIAL BASED MIM CAPACITORS

This section explains the various high- $k$  dielectric materials used in single and multilayer MIM capacitors.

### 7.1. Silica or Si based oxides

The bandgap of dielectric material is inversely proportional to the dielectric constant [40,41]. It is shown that effective barrier thickness of high- $k$  MIM structure decreases with increment in permittivity [41]. High- $k$  dielectric stack engineering in fabrication of MIM capacitor was used to address these issues. Usually, a thin barrier layer of large bandgap dielectric material ( $\text{Al}_2\text{O}_3$ ,  $\text{SiO}_2$ ) is stacked with very high dielectric constant material ( $\text{ZrO}_2$ ,  $\text{TiO}_2$  and  $\text{HfO}_2$ ). Most of the quadratic VCCs of the MIM capacitors using single layer high- $k$  dielectric are positive while the MIM capacitor with  $\text{SiO}_2$  has a negative quadratic VCC. The positive quadratic VCC can be explained by using ionic polarization or electrostriction models [42-43]. However, these models cannot explain the negative quadratic VCC of  $\text{SiO}_2$ . But, the negative quadratic VCC of  $\text{SiO}_2$  was modeled by Phung *et al* [44]. This model was explained by summing electronic, ionic and orientation polarizations. However, ionic and orientation polarization is independent of electric field. The orientation polarization was reduced by increasing electric field there by giving rise to a negative quadratic VCC in  $\text{SiO}_2$ . It is demonstrated that quadratic VCC of  $\text{SiO}_2$  is inversely proportional to the

square root of its thickness [44]. Also, it was observed that a post deposition anneal at 400°C reduced the value of quadratic VCC significantly [44].  $\text{Si}_3\text{N}_4$  displayed a negative quadratic VCC under certain processing conditions [45].

Few works exploited the  $\text{SiO}_2$  characteristic of having negative quadratic VCC to achieve a small quadratic VCC. Kim S J *et al* have stacked 12nm ALD  $\text{HfO}_2$  on 4nm PECVD  $\text{SiO}_2$  and demonstrated an MIM capacitor which resulted in a capacitance density of  $6\text{fF}/\mu\text{m}^2$  and a quadratic VCC of  $14\text{ppm}/\text{V}^2$  [46]. Dielectric stack of  $\text{Pr}_2\text{Ti}_2\text{O}_7/\text{SiO}_2$  MIM capacitor was demonstrated to show a smaller quadratic VCC less than  $100\text{ppm}/\text{V}^2$ . However, this capacitor showed a capacitance density of  $3.2\text{fF}/\mu\text{m}^2$  [47]. This was due to the change in the thickness ratio of stacked materials. By slightly changing the thickness ratio of both the materials, a high capacitance density and low quadratic VCC can be simultaneously obtained. However, this method may cause high leakage current in the device which can be reduced by improving the quality of the high- $k$  dielectric material.

Recently, MIM capacitors with crystalline- $\text{TiO}_2/\text{SiO}_2$  dielectrics have received attention. These capacitors show a high capacitance density of  $\sim 11.9\text{fF}/\mu\text{m}^2$  and a low quadratic coefficient of capacitance  $90\text{ppm}/\text{V}^2$  [48]. The high dielectric constant value of crystalline  $\text{TiO}_2$  increases the capacitance density [48]. Amorphous  $\text{SiO}_2$  provides a negative quadratic VCC to cancel out the positive quadratic VCC from the crystalline  $\text{TiO}_2$ . Additionally, an effect of  $\text{N}_2$  plasma treatment on the  $\text{TiO}_2$  film reduces the quadratic VCC by  $30\text{ppm}/\text{V}^2$  with a slight degradation in capacitance. Park *et al* demonstrated the Quadratic VCC for  $\text{ZrO}_2\text{-SiO}_2$  multilayered dielectric MIM capacitors [49]. It was demonstrated that quadratic VCC value depends up on the stacking sequence of the layered dielectrics. This fabricated capacitor showed a stacking sequence of  $\text{SiO}_2/\text{ZrO}_2/\text{SiO}_2$  and  $\text{ZrO}_2/\text{SiO}_2/\text{ZrO}_2$  which obtained a quadratic VCC of +42 and  $-1094\text{ppm}/\text{V}^2$  [49]. This difference was observed in the stacking sequence and was explained by taking into account both the interface and bulk dielectric reactions to the applied voltage. It also explained the effect of interface on VCC by considering single layer  $\text{SiO}_2$  MIM capacitor.

## 7.2. Dielectrics with Hf based oxides

Significant interest has been paid to IV–B metal oxides, especially  $\text{HfO}_2$ ,  $\text{ZrO}_2$  and  $\text{TiO}_2$  as alternative gate dielectrics to  $\text{SiO}_2$ . But compared to  $\text{ZrO}_2$  and  $\text{TiO}_2$ ,  $\text{HfO}_2$  is considered the most promising due to its large band-gap (5.5 - 6.0), relatively high dielectric constant (22-25), high breakdown field (3.9–6.7 MV/cm), high thermal stability and large heat of formation (271 kcal/mol). The effect of crystal structure on material properties including stability, dielectric constant, and bandgap has been recognized to be of great fundamental and technological importance. Most commonly,  $\text{HfO}_2$  material has been used in single layer, multi-layer laminate structures due to its very good material properties.

Reports are available on  $\text{HfO}_2$  stacked on  $\text{Al}_2\text{O}_3$  dielectric based MIM capacitor for RF applications [19, 50]. The  $\text{Al}_2\text{O}_3/\text{HfO}_2/\text{Al}_2\text{O}_3$  (AHA) MIM capacitor fabricated using ALD showed a low leakage current density ( $1 \times 10^{-9} \text{ A}/\text{cm}^2$  at 3.3V), high capacitance density ( $3.13\text{fF}/\mu\text{m}^2$ ) with low VCC ( $100\text{ppm}/\text{V}^2$ ) and high reliability (3.3 MV/cm) [50]. Similarly, a high capacitance density ( $12.8\text{fF}/\mu\text{m}^2$ ), low leakage current density ( $7.45 \times 10^{-9} \text{ A}/\text{cm}^2$  at 2V) and high quadratic VCC ( $1990\text{ppm}/\text{V}^2$ ) were demonstrated with A-H-A-H-A laminated dielectric structures using ALD method, The thickness of the materials A ( $\text{Al}_2\text{O}_3$ ) and H ( $\text{HfO}_2$ ) are 1nm and 5nm respectively [19]. Sung Kyun *et al* demonstrated  $\text{Al}_2\text{O}_3/\text{HfO}_2/\text{Al}_2\text{O}_3$  (1nm/15nm/1nm) based MIM capacitors using PECVD method. This capacitor exhibited a capacitance density of  $8\text{fF}/\mu\text{m}^2$ , and quadratic VCC of  $1000\text{ppm}/\text{V}^2$ . It is demonstrated that quadratic VCC can be reduced by tuning the  $\text{Al}_2\text{O}_3$  to  $\text{HfO}_2$  ratio. But, this is traded off by a lower breakdown voltage [51].

Jeong Yong-kuk *et al* have demonstrated  $\text{Ta}_2\text{O}_5/\text{HfO}_2/\text{Ta}_2\text{O}_5$  based MIM capacitor using MOCVD method [52]. This capacitor exhibited a capacitance density of  $4\text{fF}/\mu\text{m}^2$ , low leakage current density of  $100\text{nA}/\text{cm}^2$  at 125°C and quadratic VCC of  $16.9\text{ppm}/\text{V}^2$ . Pernga Tsu-Hsiu *et al* demonstrated a single layer  $\text{HfO}_2$  MIM

capacitor using Sputtering method. The capacitors with different top electrodes like Aluminium, Tantalum, and Copper were deposited on  $\text{HfO}_2$  dielectric and the electrical properties were compared. It is observed that capacitors with Al as the top electrode exhibited a low leakage current and low capacitance compared to Ta and Cu [53]. This was due to the formation of  $\text{Al}_2\text{O}_3$  layer between Al and  $\text{HfO}_2$ .  $\text{HfO}_2/\text{HfO}_x\text{C}_y\text{N}_z/\text{HfO}_2$  (HNH) MIM capacitor using PEALD method was demonstrated by Park *et al.* This capacitor resulted in a capacitance density of  $8.8\text{fF}/\mu\text{m}^2$ , a leakage current density at 3V of  $1.5 \times 10^{-8}\text{A}/\text{cm}^2$  and a quadratic VCC of 700 ppm/V<sup>2</sup>. This capacitor exhibited an enhanced time dependent dielectric breakdown (TDDB) characteristic and low quadratic VCC compared to  $\text{Al}_2\text{O}_3/\text{HfO}_2$  MIM capacitor. This was due to the  $\text{HfO}_x\text{C}_y\text{N}_z$  layer which suppressed the crystallization of  $\text{HfO}_2$  [54].

Kamel *et al* studied the electrode effects on the leakage current conduction mechanisms in  $\text{HfO}_2$  based MIM capacitors [55]. In his work, top electrodes such as aluminium, chromium and gold were used by keeping platinum as the bottom electrode for all the structures. It was shown that an Al/ $\text{HfO}_2$  and Cr/ $\text{HfO}_2$  interface were governed by the Fowler–Nordheim tunneling. The MIM capacitors with  $\text{HfLaO}/\text{LaAlO}_3/\text{HfLaO}$  (HLH) dielectric stack was deposited by ALD. This capacitor showed to have similar quadratic VCC and superior leakage current compared to those of MIM capacitors with AHA stacked dielectric [56]. This capacitor displayed a capacitance density of  $7.4\text{fF}/\mu\text{m}^2$  and had a leakage current at 3.3V of  $3 \times 10^{-9}\text{A}/\text{cm}^2$ , and a quadratic VCC of 700 ppm/V<sup>2</sup> [56].  $\text{HfO}_2$  MIM capacitor was fabricated using ALD [57]. The structural properties were improved by  $\text{H}_2\text{O}$  prepulsing treatment on bottom electrode before the deposition of  $\text{HfO}_2$ . This treatment leads to the reduction of oxygen vacancies in the bottom Pt electrode which improves the quadratic VCC and leakage.

Kwak Ho-Young *et al* have demonstrated  $\text{Al}_2\text{O}_3\text{--HfO}_2\text{--Al}_2\text{O}_3$  sandwiched MIM capacitor using ALD method and studied its electrical properties under AC and DC stress. It was observed that variation of capacitance ( $\Delta C/C_0$ ) increases and the variation of voltage linearity ( $\alpha/\alpha_0$ ) decreases with stress time which was due to the charge trapping behavior [58]. The trapped charges resulted in the decrease of carrier mobility in the dielectric material due to the electrostatic scattering. This in turn reduced the quadratic VCC. This behaviour obeys the free carrier injection model [59]. This variation was observed at both positive and negative bias regions.

Recently, Park In-Sung *et al* have demonstrated the effect of  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  dielectric stack in MIM capacitors using ALD method. It is reported that to achieve a higher capacitance, a thin layer of  $\text{Al}_2\text{O}_3$  and a thick layer of  $\text{HfO}_2$  should be employed. 3, 5 and 7 layer stacking sequence was shown. They concluded that compared to single layer; the three layer structure improves the dielectric permittivity and voltage linearity. Whereas stacking over five layers reduces the leakage current density and breakdown voltage characteristics. This was due to the blocking of current through the grain boundary channels which attributed to the enhancement of leakage current. Also, interfaces between the dielectric layers play a role to avoid the charge from flowing at the end of the conduction path [60].

### 7.3. Dielectrics with Al based oxides

$\text{Al}_2\text{O}_3$  material has achieved considerable amount of interest in fabrication of MIM, MOS capacitors [13, 61]. This material exhibits good characteristics in terms of low TCC, lesser frequency dispersion, low leakage and low loss tangent [13,62]. Although  $\text{Al}_2\text{O}_3$  has a comparable band-gap ( $\sim 8.7\text{eV}$ ) with that of  $\text{SiO}_2$  ( $\sim 8.9\text{eV}$ ), its dielectric constant is low ( $k \sim 9$ ) to achieve high capacitance density. But, it results with low leakage current density due to its high band-gap [63]. However, its dielectric constant is too low compared to other dielectric materials such as  $\text{TiO}_2$  (60-100),  $\text{HfO}_2$  ( $\sim 25$ ),  $\text{Ta}_2\text{O}_5$  ( $\sim 26$ ). To achieve a high capacitance density, many efforts were put to increase the capacitance density by intermixing or combining this dielectric material with other dielectric materials to exploit the advantages of their own materials so that the voltage linearity and leakage current density can be improved. Chen *et al* has demonstrated the single layer  $\text{Al}_2\text{O}_3$  MIM capacitor using sputter (PVD) [13]. The quadratic and linear voltage co-efficient of

capacitance reported are 2051 ppm/V<sup>2</sup> and 1888 ppm/V at 1 MHz respectively. It showed a capacitance density of 5.2 fF/ $\mu\text{m}^2$  and low leakage current density of  $4.3 \times 10^{-8}$  A/cm<sup>2</sup> at 1 V.

Hang H *et al* has investigated the intermixing of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> to form Hf-Al-O dielectric. The combination of these materials was done to investigate the merits of high permittivity of HfO<sub>2</sub> and high energy band-gap of Al<sub>2</sub>O<sub>3</sub>. It resulted a capacitance density of 3.5 fF/ $\mu\text{m}^2$  and low quadratic VCC of 190 ppm/V<sup>2</sup> [64]. AlTiO<sub>x</sub> MIM capacitor was reported to have high capacitance density of  $\sim 10$  fF/ $\mu\text{m}^2$ . But, the leakage current density is still poor (Chen S B *et al* (2002)). However, stacks of Ta<sub>2</sub>O<sub>5</sub>/HfO<sub>2</sub>/Ta<sub>2</sub>O<sub>5</sub> MIM capacitors were investigated [52]. It is demonstrated that laminating or sandwiching the dielectric materials of Ta<sub>2</sub>O<sub>5</sub>/Al<sub>2</sub>O<sub>3</sub> or Ta<sub>2</sub>O<sub>5</sub> between Al<sub>2</sub>O<sub>3</sub> can effectively result in a reduction of leakage current density [65]. This is due to the Al<sub>2</sub>O<sub>3</sub> layer which can be a barrier for diffusion of oxygen ions into the bottom metal contact interface at the time of Ta<sub>2</sub>O<sub>5</sub> deposition. Hang *et al* demonstrated a multiple laminated Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> (1 nm/5 nm/1 nm/5 nm/1 nm) stacked MIM capacitor using ALD method [64]. The objective of this structure was to reduce the leakage current density by increasing the energy band-gap in the intermixed film after the addition of Al<sub>2</sub>O<sub>3</sub> layer. Also the use of Al<sub>2</sub>O<sub>3</sub> layer on both the sides improves the metal/dielectric interface quality.

Wenger *et al* demonstrated the laminated Al<sub>2</sub>O<sub>3</sub>/Pr<sub>2</sub>O<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub> MIM capacitor for RF applications using electron beam evaporation [47]. This capacitor exhibited a capacitance density of 5.7 fF/ $\mu\text{m}^2$  and low leakage current density of  $5 \times 10^{-9}$  A/cm<sup>2</sup> at 1 V. Wu Yung-Hsien *et al* demonstrated the MIM capacitor using dielectric stacks of ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub> for Analog and RF applications using ALD method. It is observed that a high capacitance density of 21.54 fF/ $\mu\text{m}^2$  is achieved due to the high dielectric constant of ZrO<sub>2</sub> ( $\sim 38.7$ ). Also, it resulted in a low leakage current density of  $2.11 \times 10^{-6}$  A/cm<sup>2</sup> at 2 V which due to the presence of high band-gap Al<sub>2</sub>O<sub>3</sub> layer [66].

Single layer SrTiO<sub>3</sub> and stacked Al<sub>2</sub>O<sub>3</sub>/SrTiO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub> structure have been fabricated on different electrodes using ALD. The electrical characteristics of both single layer and stacked layer structure were analyzed and compared [67]. Reduction of leakage current was observed in multi-layer stacked dielectrics compared to single layer SrTiO<sub>3</sub> dielectric. Also, reduction in capacitance density was observed in multi-layer structure due to the amorphous SrTiO<sub>3</sub>. Al<sub>2</sub>O<sub>3</sub> on both the sides prevented the crystallization of SrTiO<sub>3</sub>. This amorphous structure reduces the effective dielectric constant of the stacked structure and also reduces the leakage current [67].

Lee Jung-Hsiang *et al* demonstrated the Ni/Nb<sub>2</sub>O<sub>5</sub>/Al<sub>2</sub>O<sub>3</sub>/Ni<sub>2</sub>Si MIM capacitor using ALD (Al<sub>2</sub>O<sub>3</sub>) and RF Sputtering (Nb<sub>2</sub>O<sub>5</sub>). This capacitor showed a capacitance density of 31 fF/ $\mu\text{m}^2$  and leakage current density of  $3.3 \times 10^{-7}$  A/cm<sup>2</sup> at 1 V. For this capacitor structure, Laser annealing process has been carried out to enhance the capacitance density. It was observed that capacitance density values changed with increasing laser energy [68]. Recently, Woo Jong-Chang *et al* have demonstrated the MIM capacitor with Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> as dielectric materials using PEALD (Plasma-enhanced atomic layer deposition). This capacitor was fabricated for different thickness and its electrical properties were analyzed. Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> (3/20/3 nm) and (6/20/6 nm) thin films resulted in a capacitance density of  $\sim 19.48$ , 20.13 fF/ $\mu\text{m}^2$  and leakage current density of  $5.2 \times 10^{-13}$ ,  $1.5 \times 10^{-13}$  A/cm<sup>2</sup>. With the advantage of Al<sub>2</sub>O<sub>3</sub> (high band-gap) and TiO<sub>2</sub> (high dielectric constant), the fabricated capacitors exhibited good electrical properties [69].

#### 7.4. Dielectrics with Ti based oxides

Titanium oxide or Titania (TiO<sub>2</sub>) is an attractive material evolved with considerable amount of interest in MIM capacitor fabrication. TiO<sub>2</sub> has a high dielectric constant (40-170) and naturally exists in 3 crystalline phases namely rutile, anatase and brookite with energy band-gap ( $\sim 3.0$  eV) [70]. The capacitance value can be high due to the high dielectric constant. But, this material has a relatively lower band-gap which in turn results in a high leakage current.

TiO<sub>2</sub> MIM capacitors have been fabricated using thermal oxidation [71] and DC magnetron sputtering [72]. Thermal oxidation and DC magnetron sputtering yield MIM capacitor with high leakage current density ( $>10^{-4}$  A/cm<sup>2</sup>) and capacitance variation  $\Delta C/C_0$  of more than 104ppm [71-72] This is due to the structural defects/traps available in bulk oxide and near to metal/insulator interface. MIM capacitor with TiO<sub>2</sub> as the dielectric material was fabricated using electron beam evaporation method processed at 300°C [73]. This capacitor exhibited a capacitance density of 28 fF/μm<sup>2</sup> and leakage current density of  $3 \times 10^{-8}$  at -1V. Lin *et al* fabricated TiO<sub>2</sub>/ZrO<sub>2</sub> stacked dielectric structure for MIM capacitor applications using ALD (ZrO<sub>2</sub>) and PVD (TiO<sub>2</sub>). This capacitor exhibited a capacitance density of 38fF/μm<sup>2</sup> and leakage current density of  $3 \times 10^{-8}$  A/cm<sup>2</sup> at 1V. To improve the dielectric property, an O<sub>2</sub> post deposition annealing (PDA) at 400°C was employed [74].

## 8. CONCLUSION

This paper presents a detailed review of MIM capacitors with various high-*k* dielectric materials. It gives a comparative observation of performance parameters and limitation of recent fabrication trends in MIM capacitors.

## ACKNOWLEDGMENT

The authors would like to thank Science and Engineering Research Board (SERB), India for financial support.

## REFERENCES

- [1] Moore G E, "Cramming more components onto integrated circuits, Electronics" Vol. 38, No. 8, pp. 114, (1965).
- [2] Zhu C., B. J. Cho and M. F. Li, "Atomic layer deposited high-*k* films and their role in Metal-Insulator-Metal capacitors for Si RF/analog integrated circuit applications", Chemical Vapor Deposition, Vol. 12, No. 2, pp. 165, (2006).
- [3] Armacost M, A Augustin, P felsner, G Freise, J heidenreich, G Hueckel, P Progge, K Stein, "A High reliability metal insulator metal capacitor for 0.18μm copper technology", International Electron Devices Meeting Technical Digest, (2000).
- [4] Zurcher P., P. Alluri, P. Chu, A. Duvallat, C. Happ, R. Henderson, J. Mendonca , M. Kim and M. Petras, "Integration of thin film MIM capacitors and resistors into copper metallization based RF-CMOS and Bi-CMOS technologies" , in International Electron Device Meeting Technical Digest, (2000).
- [5] Bolam R. J., V. Ramachandran, D. Coolbaugh and K. M. Watson, "Electrical characteristics and reliability of UV transparent Si<sub>3</sub>N<sub>4</sub> Metal-Insulator-Metal (MIM) capacitors", IEEE Transactions on Electron Devices, Vol. 50, No. 4, pp. 941-944, (2003).
- [6] He Z. X., D. Daley, R. Bolam, D. Vanslette, F. Chen, E. Cooney, D. Mosher, N. Feilchenfeld, K. Newton, E. Eshun, R. Rassel , J. Benoit, D. Coolbaugh, S. S. Onge and J. Dunn, "High and low density complimentary MIM capacitors fabricated simultaneously in advanced RFCMOS and BiCMOS technologies", in Bipolar/BiCMOS Circuits and Technology Meeting, (2008).
- [7] McCreary J L. "Matching properties, and voltage and temperature dependence of MOS capacitors", IEEE Journal of Solid-State Circuits, Vol. 16, pp. 608, (1981).
- [8] Iida T, M. Nakahara, S. Gotoh, and H. Akiba, "Precise capacitor structure suitable for submicron mixed analog/digital ASICs", in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 18, (1990).
- [9] Wilk G. D., R. M. Wallace and J. M. Anthony, "High-*k* gate dielectrics: Current status and materials properties considerations", Journal of Applied Physics, Vol. 89, No. 10, pp. 5243,(2001).
- [10] St. Onge S A, S. G Franz, A. F. Puttlitz, A. Kalinoski, B. E. Johnson, and B. El-Kareh. "Design of precision capacitors for analog applications", IEEE Transactions on Components, Hybrids and Manufacturing Technology, Vol. 15, No. 6, pp. 1064, (1992).
- [11] Ng, C. H., C.S. Ho, S.-F. S. Chu, and S.C. Sun, "MIM capacitor integration for mixed-signal-RF applications", IEEE Transactions on Electron Devices, Vol. 52, No. 7, pp. 1399, (2005).
- [12] Mise, N., A. Ogawa, O. Tonomura, T. Sekiguchi, S. Horii, H. Itatani, T. Saito, M. Sakai, Y. Takebayashi, H. Yamazaki,

- and K. Torii, "Theoretical screening of candidate materials for dram capacitors and experimental demonstration of a cubic-hafnia MIM capacitor", IEEE Transactions on Electron Devices, Vol. 57, No. 9, pp. 2080–2086, (2010).
- [13] Chen, S. B., C. Lai, A. Chin, J. Hsieh, and J. Liu, "High-density MIM capacitors using  $\text{Al}_2\text{O}_3$  and  $\text{AlTiOx}$  dielectrics", IEEE Electron Device Letters, Vol. 23, No. 4, pp. 185–187, (2002).
- [14] International Technology Roadmap for Semiconductor (ITRS) 2010, Report on RF and Analog/Mixed Signal design.
- [15] P.Gonon, C.Valla ' e, "Modeling of nonlinearities in the capacitance-voltage characteristics of high- $k$  metal-insulator-metal capacitors", Applied Physics Letters, Vol. 90, pp.142906-142909, (2007).
- [16] Zhu C., H. Hu, X. Yu, S. J. Kim, A. Chin, M. F. Li, B. J. Cho, and D. L. Kwong "Voltage and Temperature Dependence of Capacitance of High- $k$   $\text{HfO}_2$  MIM Capacitors: A Unified Understanding and Prediction", Technical Digest - International Electron Devices Meeting, pp. 879-882, (2003).
- [17] Cheskis D. "IC technologies for mixed signal and RF SiP", Solid State Technology, pp. 46-47, (2007).
- [18] Wilk G D., R. M. Wallace, and J. M. Anthony "High- $\epsilon$  gate dielectrics: current status and material properties considerations", Journal of Applied Physics, Vol. 89, No. 10, pp. 5243-5275, (2001).
- [19] Hu H., C. Zhu, Y. F. Lu, Y. H. Wu, T. Liew, M. F. Li, B. J. Cho, W. K. Choi and N. Yakovlev, "Physical and electrical characterization of  $\text{HfO}_2$  Metal–Insulator–Metal capacitors for Si analog circuit applications", Journal of Applied Physics, Vol. 94, No. 1, pp. 551, (2003),.
- [20] Soussan P., L. Goux, M. Dehan, H. V. Meeren, G. Potoms, D. J. Wouters and E. Beyne, "Low temperature technology options for integrated high density capacitors", in Electronic Components and Technology Conference, (2006).
- [21] Moon Hyunwon, Yu Sunil, Song Seong-Sik, Nam Ilku "Characterization and Modeling of Stacked MIM on-chip capacitors with high density up to 20GHz frequency region", Microwave and Optical Technology Letters, Vol. 51, No. 5, pp. 1235-1238, (2009).
- [22] Luecke J. Analog-to-Digital and Digital-to-Analog Conversions, in Analog and Digital Circuits for Electronic Control System Applications, Burlington: Newnes, pp. 66, (2005).
- [23] Kar-Roy A, C. Hu, M. Racanelli, C. A. Compton, P. Kempf, G. Jolly, P. N. Sherman, J. Zheng, Z. Zhang, and A. Yin, "High density metal insulator metal capacitor using PECVD nitride for mixed signal and RF circuits", International Interconnect Technology Conference, pp. 245-247, (1999).
- [24] Lee J H, D. –H. Kim, Y. –S. Park, M. –K. Sohn, and K. –S. Seo "DC and RF characteristics of advanced MIM capacitors for MMIC's using ultra-thin remote-PECVD  $\text{Si}_3\text{N}_4$  dielectric layers", IEEE Microwave and Guided Wave Letters, Vol. 9, pp. 345-347, (1999).
- [25] Yoshitomi T, Y. Ebuchi, H. Kimijama, T. Ohguro, E. Morifuji, H. S. Momose, K. Kasai, K. Ishimaru, F. Matsuoka, Y. Katsumata, M. Kinugawa, and H. Iwai "High performance MIM capacitor for RF BiCMOS LSIs", in Proc. of BCTM, pp. 133-166, (1999).
- [26] Van Dover R. B., Flemming R. M., Schneemeyer L. F., Alers G. B., and Werder D. J. "Advanced dielectrics for gate oxide, DRAM and RF capacitors", in Proc.of IEDM, pp. 823-826, (1998).
- [27] McPherson J, J. Kim, A. Shanware, H. Mogul and J. Rodriguez, "Proposed universal relationship between dielectric breakdown and dielectric constant", in Proc. of IEDM, pp. 633-636, (2002).
- [28] Housa M. "High- $k$  gate dielectric", IPO, Bristol, (2004).
- [29] Choi J. H., Mao Y., Chang J. P. "Development of hafnium based high- $k$  materials—A review", Materials Science and Engineering, R 72, pp. 97–136, (2011).
- [30] Gerritsen E, "Evolution of materials technology for stacked capacitors in 65nm embedded DRAM", Solid State Electronics, Vol. 49, pp. 1767-1775, (2005).
- [31] Luan H. F., Lee S., Song S., Mao Y., Senaki Y., Roberts D., and Kwong D. L. "High quality  $\text{Ta}_2\text{O}_5$  gate dielectrics with  $\text{Tox}$ , eq < 10A", Technical Digest - International Electron Devices Meeting, pp. 141-144, (1999).
- [32] Kiziyalli I. C., Huang R. Y. S., and Roy P. K. IEEE Electron Device Letters, Vol. 19, No. 11, pp. 423-425, (1998).
- [33] Park D–G., Cho H–J., Lim C., Yeo I–S., Roh J–S., Kim C–T., and Hwang J–M. "Characteristics of  $\text{Al}_2\text{O}_3$  gate dielectric prepared by atomic layer deposition for giga scale CMOS DRAM devices", Digest of Technical Papers - Symposium on VLSI Technology, pp. 46-47, (2000).
- [34] Qi W. J., Nieh R., Lee B. H., Onishi K., Kang L., Jeon Y., Lee J. C., Kaushik V., Nguyen B. Y., and Prabhu L. "Performance of MOSFETs with ultra thin  $\text{ZrO}_2$  and Zr silicate gate dielectrics", Digest of Technical Papers - Symposium on VLSI Technology, pp. 40-41, (2000).
- [35] Kang L., Lee B. H., Qi W. J., Jeon Y., Nieh R., Gopalan S., Onishi K., and Lee J. C. "Electrical characteristics of highly reliable ultrathin hafnium oxide gate dielectric", IEEE Electron Device Letters, Vol. 21, No. 4, pp. 181-183, (2000).

- [36] Lee B. H., Kang L., Nieh R., Qi W. J., and Lee J. C. "Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing", *Applied Physics Letters*, Vol. 76, No. 14, pp. 1926-1928, (2000).
- [37] Wilk G. D., Wallace R. M., and Anthony J. M. "Hafnium and zirconium silicates for advanced gate dielectrics", *Journal of Applied Physics*, Vol. 87, No. 1, pp. 484-492, (2000).
- [38] Hendrix B. C., Borovik A. S., Xu C., Roeder J. F., and Baum T. H., Bevan M. J., Visokay M. R., Chambers J. J., Rotondaro A. L., Bu H., Colombo L. "Composition control of  $\text{Hf}_{1-x}\text{Si}_x\text{O}_2$  films deposited on Si by chemical-vapor deposition using amide precursors", *Applied Physics Letters*, Vol. 80, No. 13, pp. 2362-2364, (2002).
- [39] Mistry K., Allen C., Auth C., Beattie B., Bergstrom D., Bost M., Brazier M., Buehler M., Cappellani A., Chau R., Choi C.H., Ding G., Fischer K., Ghani T., Grover R., Han W., Hanken D., Hattendorf M., He J., Hicks J., Heussner R., Ingerly D., Jain P., James R., Jong L., Joshi S., Kenyon C., Kuhn K., Lee K., Liu H., Maiz J., McIntyre B., Moon P., Neiryneck J., Pae S., Parker C., Parsons D., Prasad C., Pipes L., Prince M., Ranade P., Reynolds T., Sandford J., Shifren L., Sebastian J., Seiple J., Simon D., Sivakumar S., Smith P., Thomas C., Troeger T., Vandervoorn P., Williams S., Zawadzki K. "A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging", *Technical Digest - International Electron Devices Meeting, IEDM*, art. no. 4418914, pp. 247-250, (2007).
- [40] Robertson J. High dielectric constant oxides, *European Journal of Applied Physics*, Vol. 28, pp. 265-291, (2004).
- [41] Mise N., A. Ogawa, O. Tonomura, T. Sekiguchi, S. Horii, H. Itatani, T. Saito, M. Sakai, Y. Takebayashi, H. Yamazaki, K. Torii "Theoretical screening of candidate materials for DRAM capacitors and experimental demonstration of a cubic-Hafnia MIM capacitor", *IEEE Transactions on Electron Devices*, Vol. 57, No. 9, pp. 2080-2086, (2010).
- [42] Becu S., Cremer S., and Autran J. L. "Capacitance non-linearity study in  $\text{Al}_2\text{O}_3$  MIM capacitors using an ionic polarization model", *Microelectronic Engineering*, Vol. 83, No. 11/12, pp. 2422-2426, (2006).
- [43] Wenger C., Lupina G., Lukosius M., Seifarth O., Mussig H. J., Pasko S., and Lohe C. "Microscopic model for the nonlinear behavior of high- $k$  metal-insulator-metal capacitors", *Journal of Applied Physics*, Vol. 103, No. 10, pp. 104103-104105, (2008).
- [44] Phung T. H., P Steinmann, R Wise, Y-C. Yeo, C Zhu, "Modeling the Negative Quadratic VCC of  $\text{SiO}_2$  in MIM Capacitor", *IEEE Electron Device Letters*, Vol. 32, pp. 1671-1673, (2011).
- [45] Ho C. C., and Chiou B. S. "Effect of plasma treatment on the microstructure and electrical properties of MIM capacitors with PECVD silicon oxide and silicon nitride", *Journal of Materials Science*, Vol. 42, pp. 941-947, (2007).
- [46] Kim S. J., B. J. Cho, M. Li, S. Ding, C. Zhu, M. B. Yu, B. Narayanan, A. Chin, D. Kwong, "Improvement of voltage linearity in High- $k$  MIM capacitors using  $\text{HfO}_2$ - $\text{SiO}_2$  stacked dielectric", *IEEE Electron Device Letters*, Vol. 25, No. 8, pp. 538-540, (2004).
- [47] Wenger C., Sorge R., Schroeder T., Mane A. U., Knoll D., Dabrowski J., and Mussig H. J. "High quality layered  $\text{Pr}_2\text{Ti}_2\text{O}_7/\text{SiO}_2$  MIM capacitor for mixed signal applications", in *Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Piscataway, NJ, USA, pp. 4, (2006).
- [48] Yung-Hsien Wu, Wei-Yuan Ou, Chia-Chun Lin, Jia-Rong Wu, Min-Lin Wu, and Lun-Lun Chen "MIM Capacitors With Crystalline- $\text{TiO}_2/\text{SiO}_2$  Stack Featuring High Capacitance Density and Low Voltage Coefficient", *IEEE Electron Device Letters*, Vol. 33, No. 1, pp. 104-106, (2012).
- [49] Park S. D., Park C., Gilmer D. C., Park H. K., Kang C. Y., Lim K. Y., Burham C., Barnett J, Kirsch P. D., Tseng H. H., Jammy R., and Yeom G. Y. "Bulk and Interface effects on voltage linearity of  $\text{ZrO}_2$ - $\text{SiO}_2$  multilayered metal-insulator-metal capacitors for analog mixed-signal applications", *Applied Physics Letters*, Vol. 95, pp. 022905, (2009).
- [50] Ding S. J., Hu H., Zhu C., Li M. F., Kim S. J., Cho B. J., Chan D. S. H., Yu M. B., Du A. Y., Chin A., and Kwong D. L. "Evidence and understanding of ALD  $\text{HfO}_2$ - $\text{Al}_2\text{O}_3$  laminate MIM capacitors outperforming sandwich counterparts", *IEEE Electron Device Letters*, Vol. 25, No. 10, pp. 681-683, (2004).
- [51] Sung Kyun L., Kwan Soo K., Soon-Wook K., Dal Jin L., Sang Jong P., and Sibum K. "Characterizing Voltage Linearity and Leakage Current of High Density  $\text{Al}_2\text{O}_3/\text{HfO}_2/\text{Al}_2\text{O}_3$  MIM Capacitors", *IEEE Electron Device Letters*, Vol. 32, pp. 384-386, (2011).
- [52] Jeong Yong-kuk, Won Seok-jun, Kwon Dae-jin, Song Min-woo, Kim Weon-hong, Park Moon-han, Jeong Joo-hyun, Oh Han-Su, Kang Ho-kyu, and Suh Kwang-pyuk "High Quality High- $k$  MIM Capacitor by  $\text{Ta}_2\text{O}_5/\text{HfO}_2/\text{Ta}_2\text{O}_5$  Multi-layered Dielectric and  $\text{NH}_3$  Plasma Interface Treatments for Mixed-Signal/RF Applications", *Symposium on VLSI Technology Digest of Technical Papers*, pp. 222-223, (2004).
- [53] Pernga Tsu-Hsiu, Chienb Chao-Hsin, Chena Ching-Wei, Lehnenc Peer, Chang Chun-Yen "High-density MIM capacitors with  $\text{HfO}_2$  dielectrics", *Thin Solid Films*, 469-470, pp. 345-349, (2004).

- [54] Park J. M., Song M. W., Kim W. H., Park P. K., Jung Y. K., Kim J. Y., Won S. J., Lee J. H., Lee N. I., and Kang H. K. "Mass production worthy MIM capacitor on gate polysilicon(MIM-COG) structure using  $\text{HfO}_2/\text{HfO}_x\text{C}_y\text{N}_z/\text{HfO}_2$  dielectric for analog/RF/mixed signal application", Washington, DC, United states, pp. 993-996, (2007).
- [55] Kamel F. El, Gonon P., Vallée C., and Jorel C. "Electrode effects on the conduction mechanisms in  $\text{HfO}_2$ -based metal-insulator-metal capacitors", *Journal of Applied Physics*, Vol. 106, pp. 064508, (2009).
- [56] Zhang L., He W., Chan D. S. H., and Cho B. J. "High-performance MIM capacitors using  $\text{HfLaO}$ -based dielectrics", *IEEE Electron Device Letters*, Vol. 31, No. 1, pp. 17-19, (2010).
- [57] Lin Cheng-Ming, Chen Yen-Ting, Lee Cheng-Han, Chang Hung-Chih, Chang Wei-Chiang and Liu C. W. "Enhanced Voltage Linearity of  $\text{HfO}_2$  Metal-Insulator-Metal Capacitors by  $\text{H}_2\text{O}$  Prepulsing Treatment on Bottom Electrode", *ECS Transactions*, Vol. 33, Issue 2, pp. 83-90, (2010).
- [58] Kwak Ho-Young, Kwon Hyuk-Min, Jung Yi-Jung, Kwon Sung-Kyu, Jang Jae-Hyung, Choi Woon-II, Ha Man-Lyun, Lee Ju-II, Lee Song-Jae, Lee Hi-Deok, "Characterization of  $\text{Al}_2\text{O}_3\text{-HfO}_2\text{-Al}_2\text{O}_3$  sandwiched MIM capacitor under DC and AC stresses", *Solid-State Electronics*, Vol. 79, pp. 218-222, (2012).
- [59] Kim S W, Lee S K, Kim Y D, *Applied Physics Letters*, Vol. 96, pp. 262904, (2010).
- [60] Park In-Sung, Ryu Kyoung-min, Jeong Jaehack, and Ahn Jinho "Dielectric Stacking Effect of  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  in Metal-Insulator-Metal Capacitor", *IEEE Electron Device Letters*, Vol. 34, No. 1, pp. 120-122, (2013).
- [61] Mahajan Ashok M., Khairnar Anil G., Thibeault Brian J. "Pt-Ti/ALD- $\text{Al}_2\text{O}_3$ /p-Si MOS Capacitors for Future ULSI Technology", *J. Nano-Electron. Phys.*, Vol. 3, No. 1, pp. 647-650, (2011).
- [62] Allers K H, A. K. P. Brenner, and M. Schrenk., "Dielectric reliability and material properties of  $\text{Al}_2\text{O}_3$  in Metal Insulator Metal capacitors (MIMcap) for RF bipolar technologies in comparison to  $\text{SiO}_2$ ", *Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, pp-35-38, (2003).
- [63] Robertson J. "Band offsets of wide-band-gap oxides and implications for future electronic devices", *J. Vac. Sci. Technol. B*, Vol. 18, No. 3, pp.1785-1791, (2000).
- [64] Hang H, C. X. Zhu, X. F. Yu, A. Chin, M. F. Li, B. J. Cho, D. L. Kwong, P. D. Foo, M. B. Yu, X. Y. Liu, and J. Winkler "MIM capacitors using atomic-layer-deposited high- $\epsilon$  ( $\text{HfO}_2$ )<sub>1-x</sub>( $\text{Al}_2\text{O}_3$ )<sub>x</sub> dielectrics", *IEEE Electron Device Letters*, Vol. 24, No. 2, pp. 60-62, (2003).
- [65] Ishikawa T., Kodama D., Matsui Y., Hiratani M., Furusawa T., and Hisamoto D. "High-capacitance  $\text{Cu}/\text{Ta}_2\text{O}_5/\text{Cu}$  MIM structure for SoC applications featuring a single-mask add-on process", in *IEDM Tech. Dig.*, pp. 940-942, ( 2002).
- [66] Wu Yung-Hsien, Kao Chien-Kang, Chen Bo-Yu, Lin Yuan-Sheng, Li Ming-Yen, and Wu Hsiao-Che "High density metal-insulator-metal capacitor based on  $\text{ZrO}_2/\text{Al}_2\text{O}_3/\text{ZrO}_2$  laminate dielectric", *Applied Physics Letters*, 93, pp. 033511-033514, (2008).
- [67] Baristiran Kaynak C., Lukosius M., Tillack B., Wenger Ch., Blomberg T., Ruhl G "Single  $\text{SrTiO}_3$  and  $\text{Al}_2\text{O}_3/\text{SrTiO}_3/\text{Al}_2\text{O}_3$  based MIM capacitors: Impact of the bottom electrode material", *Microelectronic Engineering*, 88, pp. 1521-1524, (2011).
- [68] Lee Jung-Hsiang, Lin Yi-Chang, and Chen Ming-Yu, "A Cost-Effective  $\text{Ni}/\text{Nb}_2\text{O}_5/\text{Al}_2\text{O}_3/\text{Ni}_2\text{Si}$  Metal-Insulator-Metal Capacitor Processed at  $300^\circ\text{C}$  Using Laser Annealing and a Fully Silicided Amorphous Silicon Bottom Electrode", *IEEE Transactions on Electron Devices*, Vol. 58, No. 11, pp. 3920-3924, (2011).
- [69] Woo Jong-Chang, Chun Yoon-Soo, Joo Young-Hee, and Kim Chang-II "Low leakage current in metal-insulator-metal capacitors of structural  $\text{Al}_2\text{O}_3/\text{TiO}_2/\text{Al}_2\text{O}_3$  dielectrics", *Applied Physics Letters*, Vol. 100, pp. 081101-081103, (2012).
- [70] Kannadassan D, R Karthik, Maryam Shojaei Bhagini and P S Mallick "Nanostructured Metal-Insulator-Metal Capacitor using anodic titania", *Material Science for Semiconductor processing*, Vol. 16, pp. 274-281, (2013).
- [71] Chiang K., C Lai, A Chin, H Kao, S McAlister, C Chi "Very high density RF MIM capacitor compatible with VLSI", in *Proc. IEEE MTT-S Dig.*, pp. 287-290, (2005).
- [72] Stamate M, Gabriel Lazar, Iulia Lazar, "Dimensional effects observed for the electrical, dielectrical and optical properties of  $\text{TiO}_2$  DC magnetron thin films", *Journal of Material Science: Materials for Electronics*, Vol. 20, pp. 117-122, (2009).
- [73] Cheng C. H., S H Lin, K Y Jhou, W J Chen, C P Chou, F S Yeh, J Hu, M Hwang, T Arikado, S P McAlister, Albert Chin, "High Density and Low Leakage Current in  $\text{TiO}_2$  MIM Capacitors Processed at  $300^\circ\text{C}$ ", *IEEE Electron Device Letters*, Vol. 29, No 8, pp. 845-847, (2008).
- [74] Lin S. H., Chiang K. C., Chin Albert, and Yeh F. S. "High-Density and Low-Leakage-Current MIM Capacitor Using Stacked  $\text{TiO}_2/\text{ZrO}_2$  Insulators", *IEEE Electron Device Letters*, Vol. 30, No. 7, pp. 715-717, (2009).



