

International Journal of Control Theory and Applications

ISSN: 0974-5572

© International Science Press

Volume 10 • Number 24 • 2017

Lattice Reduction Aided Pre-Processor for MIMO Detection

K. Ferents Koni Jiavana^a, Aevin Thomas^b and S. Malarvizhi^c

^aAssistant Professor, Electronics and Communication Engineering Department, SRM University, Chennai, India. Email: ferentskoni.k@ ktr.srmuniv.ac.in

^bElectronics and Communication Engineering Department, SRM University, Chennai, India. Email: aevinthomas@gmail.com ^cProfessor, Electronics and Communication Engineering Department, SRM University, Chennai, India. Email: malarvizhi.g@ktr. srmuniv.ac.in

Abstract: Multiple Input Multiple Output system has been adopted in various communication standards because of its link robustness and high throughput. Due to high computation complexity, one challenging tasks in MIMO systems is data detection at the receiver.

Lattice Reduction (LR) is an effective technique that can obtain better conditioned channel matrix by factorizing the channel matrix into the product of well-conditioned matrix and a uni-modular matrix thus increases the performance of sub optimal MIMO detector. Various LR algorithms are Lenstra, Lenstra, and Lovász (LLL) algorithm, Seysen's Algorithm (SA) and Brun's Algorithm. Among these algorithms SA finds the reduced basis with minimum number of iterations compared to the commonly used LLL algorithm. Also, SA based reduction of channel matrix, outperforms the existing LLL algorithm based reduction for sub optimal linear detectors in terms of bit error rate (BER) and computational complexity. The performance of Seysen's Algorithm (SA) for Lattice reduction (LR) is analyzed and the possibilities of architectural modification of SA for reduced complexity in MIMO data detection are exploited. MIMO detectors which improves the performance of these detectors.

Keywords: Multiple Input Multiple Output (MIMO) system, Lattice Reduction (LR), Lenstra, Lenstra, and Lovász (LLL) algorithm, Seysen's Algorithm (SA).

1. INTRODUCTION

The higher data rate, better spectral efficiency and maximum degree of freedom of Multiple Input Multiple output (MIMO) technology has made it most robust technology for next generation wireless standards. In principle multiple transmit antennas increases the transmission rate, where multiple receiving antennas improves reliability and communication range. Even though MIMO system improves performance, designing a low complexity high performance detector in hardware is difficult.

Unlike traditional communication systems design, in which algorithmic and hardware developments can be separated, currently, engineers must have knowledge of both algorithms and architectures to realize such intricate MIMO baseband receivers. For algorithmic development, the performance of an algorithm can only be evaluated rigorously by actual implementation, especially from the complexity viewpoint

The important challenge in MIMO detection is to achieve the required performance with low computational complexity and high throughput. ML detectors achieve best BER performance and full diversity, whereas hardware implementation of Maximum Likelihood (ML) detectors is major concern. Linear detectors (LD) on other hand meet the computational complexity requirement but compromises on diversity and BER performance.

A significant improvement in performance of linear detectors is achieved if the channel matrix is preprocessed and made more orthogonal. Lattice Reduction is a powerful preprocessing technique. The channel matrix is considered as a basis of a lattice and LR attempts to find a more orthogonal basis for the same lattice¹. Linear detection on this modified lattice improves the performance with affordable computational complexity.

Among the various LR algorithms available in the literature, Lenstra, Lenstra, and Lovász algorithm (LLL) algorithm has been used exclusively for LR-assisted data detection. The LLL algorithm allows linear detectors to exploit all of the available diversity ², as well poses many silicon implementation challenges due to its high computational complexity and nondeterministic execution time.

Seysen's algorithm (SA) as shown in²⁻⁴ is promising alternative for LLL algorithm in LR assisted MIMO detection, where lattice basis and its dual are reduced simultaneously to attain minimum Seysen's orthogonality measure in an efficient manner. More orthogonal lattice basis are obtained as Seysen's orthogonality defect tends to zero. It is shown in that the SA can achieve very good results in the sense of efficiently finding the shortest lattice basis vector for lattices of moderate size.

Despite these, SA has lower number of iterations and better error-rate performance over LLL algorithm. In this paper preprocessing stage of linear MIMO equalizer using SA and its VLSI implementation are presented.

2. MIMO DETECTION

2.1. MIMO System Model

Consider a MIMO system with N_T transmit and N_R receive antennas, where $N_T \ge N_R$. The N_T dimensional transmit vector is $x \in X_T^N$ and $X \in CZ$ corresponds to the underlying scalar complex constellation from a quadrature amplitude modulation (QAM) alphabet. The associated complex baseband input output relation is stated as follows.

$$\boldsymbol{r} = \mathbf{H}\mathbf{x} + \boldsymbol{n} \tag{1}$$

where, 'r' is the N_R dimensional receive vector, 'H' stands for the N_R × N_T complex valued channel matrix, and 'n' is N_R dimensional noise vector. The task of the MIMO detector is to compute an estimate based on the received vector r and knowledge of the channel matrix H.

A. Lattice Reduction

The goal of Lattice Reduction is to generate a more orthogonal lattice basis B such that B = HT where T is a $N_R \times N_T$ uni-modular matrix, i.e., $|\det(T) = 1|$. SA performs the above operation on the MIMO channel matrix. The constellation of the received symbol vector is relaxed to $x \in CZ_T^{M 5,6}$, and the input output relation get modified as

$$r = Bs + n \tag{2}$$

with, $s = T^{-1} x$, the reduced lattice basis B facilitates the search for the lattice point that is closest to *r*.

2.2. Lattice Reduction Algorithms

There are three sub optimal LR algorithms that can be used for MIMO detection: (1) Lenstra, Lenstra, and Lovász algorithm (LLL algorithm); (2) Seysen's algorithm (SA); and (3) Brun's algorithm. Among these, the LLL algorithm is the most popular LR method. However, LLL poses many implementation challenges due to its high computational complexity and non-deterministic execution time^{7,8}. Another important LR algorithm is SA, which has been recently applied to the MIMO detection problem. SA performs the size reduction globally compared to the local pairwise reduction approach of LLL. Brun's algorithm can be applied to poorly conditioned channel matrices and have much lower complexity than LLL and SA, but comes at the expense of poor performance. This paper exploits the possibility of using SA for MIMO detection preprocessing.

2.3. Seysen's Algorithm

Orthogonality measure of SA named Seysen's metric is given as

$$S(H) = \sum_{i=1}^{MT} H_i H_i^{\#}$$
(3)

SA iteratively decreases S(H) to obtain a reduced lattice basis. In it was shown that the computational complexity and memory requirements are reduced if SA is performed on the Gram matrix $G = H^{H}H$ equivalent of H and its dual $G^{\#} = G^{-1}$.

Each iteration of SA performs the following four steps

1. **Computation of Update Values** λ : Computes the complex update values λ for all index pairs *i* and *j* with $1 \le i, j \le N_T$ and $i \ne j$ as

$$\lambda_{i,j} = 1/2(\{\mathbf{G}_{j,i}^{\#} \, \mathbf{G}_{j,j} - \mathbf{G}_{j,i} \mathbf{G}_{i,i}^{\#}\} / \mathbf{G}_{i,i}^{\#} \mathbf{G}_{j,j})$$
(4)

If all the update values are zero the algorithm terminates.

2. Computation of Improvement values Δ : For every update value λ , the corresponding improvement value Δ is computed.

$$\Delta_{i,j} = -2(\mathbf{G}_{i,i}\mathbf{G}_{i,i}^{\#} | \lambda_{i,j} |^2 - \mathbf{G}_{j,j}\mathbf{R}\{\lambda_{i,j}\mathbf{G}_{j,i}^{\#}\} + \mathbf{G}_{i,i}^{\#}\mathbf{R}\{\lambda_{i,j}\mathbf{G}_{i,j}^{\#}\})$$
(5)

If all the improvement values are zero the algorithm terminates.

3. Update Index pair selection: According to the index selection scheme, an index pair $\{s, t\}$ resulting in largest reduction of Seysen's Metric is chosen

$$s, t = \arg_{i,j} \max \Delta_{i,j} \tag{6}$$

4. **Basis Updation:** The basis is updated with λ on the selected index pair

$$G'_{s,j} = G_{s,j} + \lambda^{\#}_{s,tj}G_{t,j} \quad j < s$$

$$G'_{j,s} = G^{*}_{s,j} \quad j > s$$

$$G'_{s,s} = G_{s,s} + 2\mathbf{R}\{\lambda^{*}_{s,t}G_{t,s}\} + |\lambda^{\#}_{s,t}|^{2} G_{t,t}$$
(7)

And on dual of gram matrix \mathbf{G}^{*}

$$\mathbf{G}_{s,j}^{\prime\#} = \mathbf{G}_{t,j}^{\#} - \lambda_{s,t} \mathbf{G}_{s,j}^{\#} \quad j < t
\mathbf{G}_{t,j}^{\prime\#} = \mathbf{G}_{t,j}^{\prime\#} \quad j > t
\mathbf{G}_{t,t}^{\prime\#} = \mathbf{G}_{t,t}^{\#} - 2\mathbf{R}\{\lambda_{s,t}\mathbf{G}_{s,t}^{\#}\} |\lambda_{s,t}|^{2} \mathbf{G}_{s,s}^{\#}$$
(8)

21

K. Ferents Koni Jiavana, Aevin Thomas and S. Malarvizhi

$$t'_{s} = t_{s} + \lambda^{\#}_{s, t} t_{t}$$

$$t^{-1}_{t} = t^{-1}_{t} - \lambda_{s, t} t^{\#-1}_{s}$$
(9)

If all λ or Δ values becomes zero the algorithm terminates.

3. ARCHITECTURE

The MIMO receiver considered in this paper is shown with the preprocessing⁹ unit in Figure 1. The received data symbol is synchronized to the receiver domain, and is then demodulated and passed to pre computation unit, which consist of three sub blocks (1) Channel estimation (2) Matrix preprocessing and (3) Equalizer^{10,11}. Preprocessing unit compute all necessary operation based on channel state information for detection phase.



Figure 1: Typical MIMO receiver

The complete preprocessing unit using Seysen's algorithm is illustrated in Figure 2.



Figure 2: SA based LR preprocessing unit

Lattice reduction using Seysen's algorithm is carried over gram matrix 'G' and it's inverse. Initial step in preprocessing is to calculate gram matrix and its dual from channel matrix by multiplying Hermitian transpose of channel matrix with channel matrix itself.

International Journal of Control Theory and Applications

SA computation blocks consists of four sub blocks (1) Lambda calculation block (2) Delta calculation block (3) Index selection block and (4) Basis update block.

1. *Lambda Calculation block:* All possible λ update values are calculated from elements of gram matrix based on (4). The dynamic range of the update coefficient $\lambda_{i,j} = a + jb$ is limited to a, b = (-1, 0, 1) to reduce the computational complexity. The division in (4) can be removed by setting

$$\begin{aligned} & R\{\lambda_{i,j}\} = 0 \text{ if } | R\{G_{j,i}^{\#}G_{j,j} - G_{j,i}G_{i,i}^{\#}\} | = 0 \\ & R\{\lambda_{i,j}\} = -1 \text{ if } | R\{G_{j,i}^{\#}G_{j,j} - G_{j,i}G_{i,i}^{\#}\} | < G_{j,j}G_{i,i}^{\#} \\ & R\{\lambda_{i,j}\} = +1 \text{ if } | R\{G_{j,i}^{\#}G_{j,j} - G_{j,i}G_{i,i}^{\#}\} | \ge G_{j,j}G_{i,i}^{\#} \end{aligned}$$

This modification is applicable to imaginary part of lambda as well. Since a, b = (-1, 0, 1) all multiplication in $\lambda_{i,j}$ stage can be replaced with conditional addition or subtraction. Elimination of complex multiplication and division reduces the hardware complexity. Depending on the number of clock cycles available for the unit, multiple instances of the λ calculation unit are instantiated in parallel to compute multiple candidates in one cycle. Figure 3 shows a modified λ calculation unit.



Figure 3: Division free λ calculation unit

2. Delta Calculation block: The computed Lambda update values are fed into the following delta calculation block, where all possible improvements $\Delta_{i,j}$ of Seysen's metric for the actual basis are calculated. As the dynamic range of $\lambda_{i,j}$ is restricted the computation steps in $\Delta_{i,j}$ also gets reduced. The multiplication in (5) can be replaced by conditional addition/subtraction.

The main computational block of the $\Delta_{i,j}$ calculation unit is shown in Figure 4. Here complex multipliers are replaced with conditional adders or subtraction unit.



Figure 4: Δ calculation unit

- 3. *Index selection block:* After the computation of all $\Delta_{i, j}$ a greedy selection is performed using (6) Thereby the locally optimal index pair with the largest reduction of Seysen's metric is chosen. The selected indices and the corresponding update value are then forwarded to the matrix update unit.
- 4. *Matrix update block:* Updation of the original basis is performed based on the selected indices (*s*, *t*) and $\lambda_{i,j}$ using (7), (8), (9). Since λ values are limited to (-1, 0, +1), there is No. complex multiplications in the matrix update block.

Once the maximum improvement on Seysen's metric is achieved or if the specified iteration limit defined in the SA is reached, the LR for the specific channel matrix is terminated and the transformation matrices T and $T^{\#}$ are forwarded to the detector block. Iteration is computed by feeding back the transformation matrices and the updated matrices G and $G^{\#}$ to the lambda updation block.

4. SIMULATION RESULTS

The number system, in turn the number of bits chosen has a large impact on the BER. All the hardware blocks in the architecture use 32 bit IEEE floating point format. Simulation results of various blocks of SA are given. The simulation is carried out using Mentor graphics Model Sim 10.1.

Figure 5 shows the gram matrix calculation from random channel matrix value by multiplying Hermitian transposed channel matrix with channel matrix itself.

Wave - Default			
* -	Msgs		
/ch_mtx_pro/G12	0001101100000	000110110000000000000000000000000000000	
/ch_mtx_pro/G21	0001101100000	000110110000000000000000000000000000000	
■– 🔩 /ch_mtx_pro/G22	0001101100000	000110110000000000000000000000000000000	
■– 🔩 /ch_mtx_pro/Gi11	0111101010000	011110101000000000000000000000000000000	
■– 🔩 /ch_mtx_pro/Gi12	1111101010000	111110101000000000000000000000000000000	
/ch_mtx_pro/Gi21	1111101010000	111110101000000000000000000000000000000	
/ch_mtx_pro/Gi22	0111101010000	011110101000000000000000000000000000000	
/ch_mtx_pro/h11	0000001010000	000000101000000000000000001100000001010000	
/ch_mtx_pro/h12	0000001010000	000000101000000000000000001100000001010000	
Image: pro/h21 pro/h21	0000001010000	0000ф0 10 100000000000000000 1 10000000 10 10	
	0000001010000	000000101000000000000000001100000001010000	
, sy /ch_mtx_pro/dk	1		

Figure 5: Gram matrix computation result

Lambda calculations are computed over resulting gram matrix and it's dual. Typical lambda results are shown in Figure 6.

≨ 1•	Msgs												
- /Lamda_top/out	0011111110000						001111111	000000000	0000000000	000000111:	111000000	000000000	00000000
E_≰ /Lamda_top/g1 0	0000001010000	000000101	000000000	0000000000	D110000000	10100000	0000000000	00000110					
E_≰ /Lamda_top/g2 0	0000001010000	000000101	000000000	0000000000	D110000000	10100000	0000000000	00000110					
Lamda_top/g3	0000001010000	000000101	0000000000	0000000000	D110000000	101000000	0000000000	00000110					
Lamda_top/g4 (0000001010000	000000101	0000000000	0000000000	D110000000	101000000	0000000000	00000110					
≰ /Lamda_top/dk	1												
E- /Lamda_top/rl (0000011011000						000001101	100000000	0000000000	01100			
E- /Lamda_top/cp (0000011011000						000001101	100000000	0000000000	01100			
E- /Lamda_top/m1r (0000011001000				000001100	1000000000	000000000	01100					
E- /Lamda_top/m1i (0000011001000				000001100	1000000000	000000000	01100					
E- /Lamda_top/m2r (0000011001000				000001100	1000000000	000000000	01100					
- /Lamda_top/m2i (0000011001000				000001100	1000000000	000000000	01100					
D- /Lamda_top/m3r (0000011001000				000001100	1000000000	000000000	01100					
D- /Lamda_top/m3i (0000011001000				000001100	1000000000	000000000	01100					



Lattice Reduction Aided Pre-Processor for MIMO Detection

All possible delta values are calculated for each lambda value until further optimum Seysen's metric is not possible. A sample delta calculation scheme is illustrated in Figure 7. The simulation is carried out until particular iteration limit is reached according to Seysen's algorithm.

\$ 1-	Msgs	
/delta_generator/out	0000011010000	000001101000000000000000000000000000000
■ /delta_generator/g1	0000001010000	000000 10 1000000000000000000 1 10000000
■ /delta_generator/g2	0000001010000	000000 10 1000000000000000000 1 10000000
■ /delta_generator/g3	0000001010000	0000001010000000000000000001100000001010
■ /delta_generator/g4	0000001010000	0000001010000000000000000001100000001010
■ /delta_generator/L	0000000000000	000000000000000000000000000000000000000
≰∕/delta_generator/clk	1	
/delta_generator/r1	0000001101000	000000110100000000000000000000000000000
/delta_generator/r2	0000001101000	000000110100000000000000000000000000000
/delta_generator/r3	0000011001000	00000011001000000001000000001100
/delta_generator/r4	0000011011000	0000011011000000000100000001100
/delta_generator/i3	0000011001000	000001100100000000000000000000000000000
/delta_generator/i4	0000011011000	000001101100000000000000000000000000000
/delta_generator/m1r	0000010111000	000000101110000000000000000000000000000
/delta_generator/m1i	0000010111000	000000101110000100000000000000000000000
/delta_generator/m2r	1000010111000	10000 10 11 100000000 100000000 1100
/delta_generator/m2i	1000010101111	100001010111110000000000000011000
/delta_generator/m3r	0000011001000	000001100100000000000000000000000000000
■→ /delta_generator/m3i	0000011001000	000001100100000000000000000000000000000
/delta_generator/s1	0	
/delta_generator/s2	0	
/delta_generator/s3	0	
/delta_generator/s4	0	
/delta_generator/s	01	01
/delta_generator/m	0000001010000	000000101000000000000000000000000000000
/delta_generator/m	1000001010000	100000101000000000000000000000000000000
v .		

Figure 7: Δ simulation result

The functionality of each block is verified by simulation.

5. ASIC IMPLEMENTATION

The proposed VLSI architecture after verification for functionality is synthesized using Cadence Encounter tool. The synthesis results are tabulated in Table 1.

Table 1Synthesis report				
Implementation	ASIC			
Technology	180 nm CMOS			
Architecture	Parallel processed & Pipelined			
Gate count	110 kGE			
Clock	250 MHZ			
Power	4.7 mW			

As the placement and routing has not yet completed it is not possible to compare the results with existing preprocessing cores.

6. CONCLUSION

In this paper complexity reduced LR based preprocessing core for MIMO detection is proposed. The dynamic range of various parameters of SA is limited and the complexity is reduced. The various blocks of the algorithm are parallel processed and internal units of the blocks are pipelined to improve the performance.

The BER achieved due to the algorithm modification has to be analyzed by combining the preprocessing core with linear detector. Also the placement and routing of the preprocessor using Cadence Encounter tool is in progress.

REFERENCES

- Lenstra A.K, Lenstra Jr., Lovasz L, Factoring polynomials with rational coefficients, 1982, Math. Ann., Vol. 261, pp. 515-534.
- [2] Seethaler D, Matz G, Hlawatsch F, Low-complexity MIMO data detection using Seysen's lattice reduction algorithm, *Proc. IEEE ICASSP*, Apr. 2007, pp. 53-56.
- [3] Seysen. M, Simultaneous reduction of a lattice basis and its reciprocal basis, *Combinatorica*,1993, Vol. 13, No. 3, pp. 363-376.
- [4] Borlenghi F, Witte E, Ascheid G, Meyr H, Burg A, A 772 Mbit/s 8.81 bit/nJ 90 nm CMOS soft-input soft-output sphere decoder, *Proc. IEEE A-SSCC*, Nov. 2011, pp. 297-300.
- [5] Yang C and Markovic D, A2.89mW50GOPS 16-core MIMO sphere secoder in 90 nm CMOS, *Proc. ESSCIRC*, Sep. 2009, pp. 344-347.
- [6] Bruderer L, Senning C, Burg A, Low-complexity Seysen's algorithm based lattice reduction-aided MIMO detection for hardware implementations, *Proc. IEEE*, Nov. 2010, pp. 1468-1472.
- [7] Shabany M, Gulak P G. A 0.13 CMOS 655 Mb/s 4 4 64-QAM -best MIMO detector. Proc. IEEE ISSCC. 2009 Feb, pp. 256-257.
- [8] Shabany M, Youssef A, Gulak P G. High-throughput 0.13CMOS lattice reduction core supporting 880 Mb/s detection. IEEE Trans. VLSI Syst. 2013 May, 21(5), pp. 848-861.
- [9] Christian Senning, Lukas Bruderer, Josua Hunziker, Andreas Burg. A Lattice Reduction-Aided MIMO Channel Equalizer in 90 nm CMOS Achieving 720 Mb/s. IEEE Transactions on Circuits and Systems-1. 2014 Jun, 61(6), pp. 1860-1871.
- [10] Gestner B, Zhang W, Ma. X, Anderson D. Lattice reduction for MIMO detection: From theoretical analysis to hardware realization. *IEEE Trans. Circuits Syst. I, Reg. Papers.* 2010 Apr, 58(4), pp. 813-826.
- [11] Bruderer L, Studer C, Seethaler D, Wenk M, Burg A. VLSI implementation of a low-complexity LLL lattice reduction algorithm for MIMO detection. *Proc.* Proceedings of 2010 IEEE International Symposium on Circuits and Systems.2010 May-Jun, pp. 3745-3748.