

# A 2D Analytical Model for Potential Distribution of GAA Tunnel Field Effect Transistor

Ashish Kumar\*, Neel Chatterjee\* and Sujata Pandey\*

## ABSTRACT

The effect of binary metal gate alloy on the surface potential of nanoscale gate all around TFET has been studied. Binary metal alloy gate consists of two gate metals with different work functions. A two dimensional analytical model has been developed for the tunnel FET designed using binary metal alloy gate and compared with the existing models and simulation work. Different binary metal alloy gates were also studied and compared in this study.

**Keywords:** Binary metal alloy, GAA, TFET

## 1. INTRODUCTION

The presence of very large number of analog and digital devices in an IC chip which comprises millions of transistor that causes major and significant power dissipation. So when we move towards lower feature size of device (Device Downscaling) then power dissipation becomes more and this is important factor to investigate. TFET device has some advantages like low subthreshold swing, steep slope, low off current ( $I_{OFF}$ ), fast switching action, immunity against temperature variation and most important low energy consumption. Moreover, this device (TFET) has some limitations like low on current compare to MOSFET device, am-bipolar conduction and high gate to drain capacitance that causes several undesirable effect on device performance.

To overcome these problems several architectures and models have been proposed some of them are listed as Group III-V semiconductor based TFET, Carbon based TFET, Hetero-dielectric based TFET, Homo-junction TFET, Hetero-junction TFET, DMG (Double Metal Gate) TFET, Binary Alloy GAA TFET [1-3]. Power dissipation problem can be reduced through reducing the off state current ( $I_{OFF}$ ) and subthreshold swing (SS) of device [4-6]. Concept of DMG fails for shorter length device due to fabrication difficulty and gate alignment problem.

Alternative structure called BMA (Binary Metal Alloy) with single gate have been proposed to overcome these issues. BMA comprises two different metal having different work function. At source end there is lesser work function compared to drain end but this is linearly graded work function [7]. This new composition of two metal makes alloy which has similar function as Double Metal Gate (DMG) do. So new structure has been proposed having single gate (SG) to work same as Dual Metal Gate (DMG) [8-9]. The advantage of this structure (Single Gate) over DMG is that SG can easily be fabricated and there is no need of gate alignment. Recently new TFET model have been proposed name as GAA TFET with Binary Metal Alloy (BMA) Gate [10]. To study the behavior of TFET [11-12] several analytical models have been developed. GAA gate TFET having special characteristics length due to this it provides optimum scaling capability of device [13-16].

\* Department of Electronics and Telecommunication Engineering, Amity University Uttar Pradesh, Noida-201313, INDIA, Emails: [raiash024@gmail.com](mailto:raiash024@gmail.com), [neelneha@gmail.com](mailto:neelneha@gmail.com), [spandey@amity.edu](mailto:spandey@amity.edu)

In this paper we have made an attempt to study the modeling methodology of GAA TFET with Binary Metal Alloy (BMA) Gate and the benefits of BMA over conventional architecture(CCT). Binary Metal Alloy provides larger tunneling distance when the device is in off state i.e. at  $V_G = 0V$ , as a result subthreshold swing reduces below 40 mV/decade. We have proposed model for surface potential and compared it with reported data[10]. The key steps regarding the modeling approach has been discussed in the next section.

## 2. DEVICE STRUCTURE

In present work n-type GAA TFET architecture with binary alloy composition in the metal gate has been considered and shown in figure 1. The doping concentration for source as well as drain region is kept equal to  $10^{20} \text{ cm}^{-3}$  respectively. The channel region is made up of intrinsic Silicon which is lightly doped of the order of  $10^{15} \text{ cm}^{-3}$ . The thickness of the oxide layer (tox) and silicon body diameter (tsi) are 2 nm and 10 nm, respectively. The length of channel ( $L_c$ ) and source/drain ( $L_s/L_d$ ) regions and are taken as 50nm and 20nm respectively.

In this present model,  $Ta_kPt_{1-k}$  has been considered as the gate material. Here k value lies between ( $0 \leq k \leq 1$ ). The gate metal  $Ta$  and  $Pt$  have been considered with different work function values of 4.2 eV and 5 eV respectively and linear grading of the junction has been done.




Figure1: Device architecture for Binary Metal Alloy (BMA) GAA Gate Tunnel FET

## 3. MODEL FORMULATION

Two dimensional Poisson's equation can be solved to obtain the potential profile along the channel. To solve the Poisson's equation, we used parabolic approximation [17] method. The 2-D Poisson's equation in the cylindrical co-ordinate is expressed as:

$$\frac{1}{r} \frac{d}{dr} \left( r * \frac{d}{dr} \phi(r, z) + \frac{d^2}{dz^2} \phi(r, z) = \frac{q * N_c}{\epsilon_{si}} \right) \quad (1)$$

Where the doping concentration of Silicon body is  $N_c$ ,  $\phi(r, z)$  is the electrostatic potential in the intrinsic channel region,  $\epsilon_{si}$  is the dielectric permittivity of silicon.

The potential profile along the channel region can be solved by using proper boundary conditions (similar to [17]) and parabolic approximation given by

$$\phi(r, z) = a_0(z) + r * a_1(z) + r^2 * a_2(z) \quad (2)$$

The coefficients  $a_0$ ,  $a_1$ ,  $a_2$  of the polynomial equation are very important to find the solution of 2-D Laplace equation. So for that we are using boundary conditions: 1) The electrical flux between the silicon film and surrounding gate oxide must be continuous. 2) The electrical field at  $r = 0$  must be zero due to the symmetry of the channel potential along the  $r$  direction. Hence the coefficients are obtained as:

$$\begin{aligned} & a_0(z, VDS, VGS) \\ &= \phi_s(z, VDS, VGS) \\ & - \frac{C_{ox} * t_{si} * (\phi_{GS}(z, VGS) - \phi_s(z, VDS, VGS))}{4 * \epsilon_{si}} \end{aligned} \quad (3)$$

$$a_1(z, VGS) = 0 \quad (4)$$

$$a_2(z, VDS, VGS) = \frac{C_{ox} * ((z, VGS) - \phi_s(z, VDS, VGS))}{t_{si} * \epsilon_{si}} \quad (5)$$

After getting the coefficients  $a_0$ ,  $a_1$ ,  $a_2$  we put the values of these coefficients in the equation (2) and then we find the potential profile  $\phi(r, z)$ . Now differentiating and double differentiating  $\phi(r, z)$  and putting this value in equation (1), we get the one dimensional Poisson's equation as:

$$\frac{d^2}{dz^2} \phi_s(z) + \frac{VGS - (\psi_{mi}(z) - \psi_{si}(z)) - \phi_s(z)}{\lambda^2} = \frac{q * N_c}{\epsilon_{si}} \quad (6)$$

Where  $\phi_s(z)$  represents the potential profile at the gate oxide channel interface ( $r = \pm t_{si}/2$ ). Similarly,  $V_{GS}$  is the voltage applied at the gate terminal and  $\epsilon_{si}$  is the dielectric constant of silicon. The flat-band voltage ( $V_{FBi}$ ) at any point in the channel is evaluated using the instantaneous work-function of the alloy ( $\psi_{mi}(z)$ ) and work-function of silicon ( $\psi_{si}$ ).  $\lambda$  is known as the characteristic length of the cylindrical gate and is mathematically expressed as

$$\lambda = \sqrt{\frac{t_{si}^2 * \epsilon_{si} * \ln\left(1 + \frac{2 * t_{ox}}{t_{si}}\right)}{8 * \epsilon_{ox}}} \quad (7)$$

Where the various terms are already mentioned

To find the potential profile we use the boundary conditions at the source channel and drain channel interface. These boundary conditions for the realization of surface potential are

$$\begin{aligned} \phi_s(z)|_{z=0} &= V_{bis} \\ \phi_s(z)|_{z=L_c} &= V_{bid} \end{aligned}$$

Where  $V_{bis}$  and  $V_{bid}$  are known as built-in-potential in the source and drain interface respectively. After doing so we get the differential equation as:

$$\frac{d^2}{dz^2} \phi_s(z) - \frac{4 * C_{ox}}{\epsilon_{si} * t_{si}} \phi_s(z) = C \quad (8)$$

Where “C” is the constant term and can be expressed as,

$$C = \frac{q^* Nc}{\epsilon_{si}} - \frac{4 * C_{ox}}{\epsilon_{si} * t_{si}} \quad (9)$$

Now the differential equation (4) can be solved for the surface potential of the channel by using an auxiliary equation and we have some coefficients terms as  $A_z(z, VDS, VGS)$ ,  $B_z(z, VDS, VGS)$  and  $C_{mi}$ .

$$\begin{aligned} \phi_{s(z,VDS,VGS)} &= A_z(y, VDS, VGS) * e^{\frac{z}{\lambda}} \\ &+ B_z(z, VDS, VGS) * e^{\frac{-z}{\lambda}} \\ &- C_{mi}(z, VGS) \end{aligned} \quad (10)$$

Where,

$$A_z(z, VDS, VGS) = \frac{(V_{bid}(VDS) + c_{mi}(z, VGS)) * e^{\frac{LC}{\lambda}} - (V_{bis} + C_{mi}(z, VGS))}{e^{\frac{2*LC}{\lambda}} - 1} \quad (11)$$

$$B_z(z, VDS, VGS) = \frac{(V_{bid}(VDS) + c_{mi}(z, VGS)) * e^{\frac{-LC}{\lambda}} - (V_{bis} + C_{mi}(z, VGS))}{e^{\frac{-2*LC}{\lambda}} - 1} \quad (12)$$

$$C_{mi}(z, VGS) = \psi_{mi}(z) - \psi_{si}(z) - VGS + \frac{q^* Nc * \lambda^2}{\epsilon_{si}} \quad (13)$$

The model derives above is very general and can be found as simple 2D analytical model for modelling semiconductor devices.

#### 4. RESULTS AND DISCUSSION

The model derived above can be well used for work function engineered devices. The modeled results have been plotted for PtTi binary alloy and compared with the published data[10].

Figure 2 represents the surface potential variation along the channel direction with varying gate bias ( $V_{GS}$ ) at fixed drain voltage value of 1.0 V. These results have been plotted for both the cases i.e. for the conventional GAA TFET (CCT) architecture and for GAA TFET with Binary Metal Alloy (BMA) Gate. It can be clearly observed that the potential profile for BMA TFETs is more or less similar to Dual Metal Gate TFETs having two metal gates at source (low work function) and drain (high work function) end respectively. This is because the work function of BMA is varying linearly along the channel since the composition of Metal B (Pt) in the alloy i.e.  $Ta_kPt_{k-1}$  is linearly varying [10]. It can be clearly observed that increasing the value of the gate voltage increases the potential in the channel region for both the architectures i.e. for CCT and for BMA TFETs.

Comparing both the architectures, it can be seen that the slope of potential for both the devices is more or less similar to each other and therefore would result in similar tunneling barrier width during the on-state and therefore it can be predicted that both the device architectures would result in almost similar on-state current ( $I_{ON}$ ).




Figure 2: Surface potential along the channel at different Gate Voltages

Other binary alloys like TaTi, RuY, MoTa, RuTa, AlTa etc., which have work function in the range of 3.9eV to 5.1eV are suitable for gate electrode. A detailed work on binary metal alloys can be found in literature [20]. With device miniaturization and decreasing oxide thicknesses, the leakage current and stability issues can be largely reduced by choosing proper metal gate electrodes. Proper metal gates are responsible for eliminating dopant distribution effects and sheet resistance constraints. So work function tuning has become important in predicting potential profiles and subsequently other electrical parameters.

Figure 3 represents the potential variation along the channel region at varying drain voltage ( $V_{DS}$ ) values of 0.1 and 1 V respectively and at fixed gate voltage ( $V_{GS}$ ) value of 0.1V. The variation in the drain voltage can be clearly seen from the figure at drain channel junction. All the modeled results are showing good agreement with the published data [10].

Analysis has been carried out with other variants of binary alloys and surface potential has more or less the same trend.

## 5. CONCLUSION

In this paper a simple analytical model is developed for GAA TFET with BMA gate. The curves for potential with gate and drain voltage variation have been plotted. For proper validation of our modeled data a comparison with published data has been done. All the modeled results are in good agreement. The work can further be extended to obtain the electrical characteristics of the device.




Figure 3: Surface Potential along the channel at different Drain Voltages

## ACKNOWLEDGMENT

The authors are thankful to the University of Delhi, South Campus for providing all kinds of support in the work that has been done

## REFERENCE

- [1] Pan A, Chen S, Chui CO. Electrostatic Modeling and Insights Regarding Multigate Lateral Tunneling Transistors. *IEEE Transactions on Electron Devices* 2013; 60: 2712-2720.
- [2] Verhulst AS, Sorel'e B, Leonelli D, Vandenberghe WG, Groeseneken G. Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor. *J. Appl. Phys.* 2010; 107: 024518-1-8.
- [3] Gholizadeh M, Hosseini SE. A 2-D Analytical Model for Double-Gate Tunnel FETs. *IEEE Transactions on Electron Devices* 2014; 61:1494-1500.
- [4] Ionescu AM, Riel H. Tunnel field-effect transistors as energy-efficient electronic switches. *Nature* 2011; 479: 329-337.
- [5] Sakurai T. Perspectives of low power VLSI's. *IEICE Trans. Electron* 2004; E87-C: 429-436.
- [6] Seabaugh AC, Zhang Q. Low voltage tunnel transistors for beyond CMOS logic. In *Proc. IEEE* 2010, pp. 2095-2110.
- [7] Tsui BY, Huang CF. Wide Range Work Function Modulation of Binary Alloys for MOSFET Application. *IEEE Electron Device Letters* 2003; 24: 153-155.
- [8] Vishnoi R, Kumar MJ. A Pseudo 2D-analytical Model of Dual Material Gate All-Around Nanowire Tunneling FET. *IEEE Trans. on Electron Devices* 2014; 61: 2264-2270.
- [9] Samuel TSA, Balamurugan NB, Sibitha S, Saranya R, Vanisri D. Analytical Modeling and Simulation of Dual Material Gate Tunnel Field Effect Transistors. *J. Electr. Eng. Technol.* 2013; 8:247-253.
- [10] Dash S, Mishra GP. Subthreshold swing minimization of GAA tunnel FET using binary metal alloy gate. *Superlattices and Microstructures* 2016; 91: 105-111.

- 
- [11] Choi WY, Park BG, Lee JD, Liu TJK. Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec. *IEEE Electron Device Letters* 2007; 28: 743-745.
  - [12] Zhang Q, Zhao W, Alan S. Low-subthreshold-swing tunnel transistors. *IEEE Electron Device Letters* 2006; 27: 297-300.
  - [13] Dash S, Mishra GP. A new analytical threshold voltage model of GAA gate tunnel FET (CGTFET). *Superlattices and Microstructures* 2015; 86: 211-220.
  - [14] Dash S, Mishra GP. A 2-D analytical GAA gate tunnel FET (CG-TFET) model: impact of shortest tunneling distance. *Advances in Natural Sciences: Nanoscience and Nanotechnology* 2015;6: 035005-1-10.
  - [15] Zheng Q, Zhao W, Seabaugh A. Low-subthreshold swing tunnel transistors. *IEEE Electron Device Letter* 2006; 27: 297-300.
  - [16] Choi WY, Park BG, Lee JD, Liu TJK. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. *IEEE Electron Device Letter* 2007; 28: 743 745.
  - [17] Kranti A, Haldar S and Gupta R S, "Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET," 2001 *Microelectron. Eng.* 56 241
  - [18] Manna B, Sarkhel S, Islam N, Sarkar S, Sarkar SK. Spatial composition grading of binary metal alloy gate electrode for short-channel SOI/SON MOSFET application. *IEEE Trans. Electron Devices* 2012; 59: 3280-3287.
  - [19] Deb S, Singh NB, Islam N, Sarkar SK. Work function engineering with linearly graded binary metal alloy gate electrode for short channel SOI MOSFET. *IEEE Transaction on Nanotechnology* 2012; 11: 472-478.
  - [20] Bei Chen, *Metal Alloys and Gate Stack Engineering for CMOS GateElectrode Applications*, PhD Dissertation submitted to NCSU, 2006.