Voltage Stress Analysis of Cascaded Quasi Impedance Source Network Based DC/DC Converter Using SB Control

N. Shobanadevi*, V. Krishnamurty** and N. Stalin***

ABSTRACT
To convert DC-DC with improved efficiency and reduced ripple free output, this paper uses quasi ZSI (Impedance Source Inverter) for reducing energy losses in the output by the introduction of the two stage quasi impedance source network (qZSI). The proposed two stage quasi Z source network possesses one diode, two capacitors, two inductors in addition to the conventional quasi ZSI. This paper proposes a new approach to the buck-boost DC-DC converter with high frequency, high boost factor and high voltage gain. Theoretical analysis of two operating modes ie shoot-through and non-shoot through mode of simple boost method is presented. The simulated results are presented and analyzed for various duty cycle and modulation index using simple boost pulse width modulation (PWM) technique by using MATLAB. Moreover, the proposed solution features over 31.67% duty cycle reduction 32.4% of increased boost factor(2 times higher boost factor ) and provide 30% increased voltage gain(nearly fourfold boost) than two stage quasi Z source buck boost dc-dc converter by changing the overlapping of active states control technique.

Keywords: Impedance Source Inverter (ZSI), Pulse Width Modulation (PWM), full-bridge converter, VDR (Voltage Doubler Rectifier).

1. INTRODUCTION
In various industrial application such as distributed power systems, hybrid electric vehicles, special power supplies and servomotor drives, the traditional VSI and CSI were widely used to replace the traditional inverter. To overcome the problems in the conventional inverters, the Z source inverter was emerged in which bridge type inverter have been successfully combined with dc – dc converter.in addition it provides high efficiency, reliability and low cost for its buck –boost power conversion ability[1]-[3].

The advantage of shoot through state was utilized by gating focused, for the same component rating, shoot through duty cycle is greatly reduced for the same voltage boost ability. In other hand, for the same component rating, shoot through voltage conversion is greatly increased nearly fourfold boost of the DC input voltage due to the presence of VDR in the back end output side. As a modification of popular voltage fed Z source inverter(ZSI), voltage fed quasi Z source (qzsi) with continuous input current are discussed [4-6]. Dmitri vinnikov [7], provide two fold voltage boost of the DC input voltage with the overlapping of the active states control techniques.[10]were implemented with the an input voltage \( V_{in} = 40V \) the active duty cycle of active states ant the maximum shoot through duty cycle was set at \( D_A = 0.5 \) and \( D_s = 0.5 \) per switching period in order to achieve the increased power density of the single stage converter also VDR implemented at its output side for its voltage doubling effect of the peak voltage of the secondary winding of isolation transformer.

* Research scholar, EEE department, University college of Engineering-Ariyalur, Anna University, Chennai, Email: Shobanadevi1975@gmail.com
** Former professor, Anna University, Chennai
*** Assistant Professor, Petrochemical Department, University college of Engineering-Trichirappalli, Anna University, Chennai India.
To obtain a higher voltage gain with the same shoot through duty ratio $D_s = 0.2$ and the modulation index in the voltage fed Z source inverter compares with the traditional Z source inverter with input voltage of $V_{in} = 230V$ to the output voltage of $V_{out} = 295$ (peakV) [11]. The resonant period to match with the switching period of converter due to the large variance of the leakage inductance $L_{res}$ and resonant capacitor $C_3$ in order to achieve the highest efficiency. Due to the reduced conduction losses of active states and output diodes with the lower current stresses, the converter provide higher output voltage and to get higher efficiency [12].

Trinh et al. [13], dealt with addition of more capacitors and inductors with the conventional ZSI (Impedance Source Inverter) system. By doing this, voltage stress and voltage level can be improved. Even though there is addition of capacitor and inductor to the conventional system, the cost and shoot through ratio is maintained same as that of conventional one. Further, voltage boost ratio can be improved. In order to improve the voltage boost level, concept of switched inductor is used. The reduced shoot through ratio produces increase in voltage boost level. For realising the voltage boost level, Pulse Width Modulation (PWM) control method is used and also the design of passive components is explained. The SL and SC Z Source inverters are proved much higher gain and to keep their component stress on both lower and upper switch of phase leg to boost the dc bus voltage.

The shoot through states are eliminated when the DC input voltage is high and the qzs network based DC to DC converter starts to operate ie in the buck mode and in the conventional voltage source inverter when the front end DC voltage begins to reduce some below predefined value, qzs converter starts to working in the shoot through operating mode in order to achieve boost operating function. Hence qzs network based dc to dc converter working in the both operating condition ie buck-boost mode. This paper lower[14]. For renewable and alternate energy source qzsI is an attractive converter for its unique advantage of lowercomponent rating s and constant dcCurrent from the source[15].

The improved inverter [16] has a higher modulation index M with reduced V stress on the dc link and current stress flow to the diode and transformer winding also lower input current ripple for the same transformer turn ratio and input and output voltage for the fixed modulation index M with reduced size. Depends of problem and application under consideration on which select the controlling techniques because each technique has its own advantages and disadvantages and weight of the modulation index. For renewable energy...
and alternate energy source qzsl is an attractive converter for its unique advantage of lower component rating s and constant deCurrent from the source[16].

The coupled inductors in primary switches are used to achieve load current. The input voltage in circulated energy was reduced and also conduction in the system was also reduced. In current load path, inductor does not emerge as a series inductance. In output rectifier, high voltage and duty cycle loss will not affect the proposed system. So, it provides higher efficiency than the conventional converter with small loads.

2. BASIC STRUCTURE OF CASCADE DC/DC CONVERTER

In Fig. 3 the basic block diagram of hybrid dc-dc converter with qZSI is shown. Here, DC supply is given to impedance source network in order to provide wide range of voltage than the traditional voltage or current source inverter. The output from impedance network is given to leading or lagging leg of single phase inverter depending on type of output from network. The fundamental voltage and current can be controlled through use of single phase inverter. In many applications, a constant or adjustable voltage is required.

So, in order to meet those requirements, a single phase inverter is used. The controllable AC output from inverter is stepped up by isolation transformers. Isolation transformers provide isolation of power device from power source and also it protects devices from electric shock or electric stress.

The primary rectifier is used to convert AC to DC and given to filter circuit in order to eliminate ripples in output. The voltage doubler rectifier is used to produce twice as that of input voltage at output terminals.

![Figure 2: Proposed System for Single Stage](image)

![Figure 3: Proposed System For Cascaded Stage](image)
The filter circuit consists of combination LC circuit or output capacitors. It is used to select desired range of frequencies. The voltage doubler is used to improve the level of voltage to a required level and get filtered to reduce the ripples. Ripple free pulse is given to load circuit. So, it results improved quality of output. Thus, efficiency of system gets improved than the conventional method.

In above figure, input current flows $I_{in}$ through the coil $L_1$ and shunt current $I_{sh}$ flows through the switches. Based on the boosting factor, the level of input voltage can be increased or decreased by the use of impedance network. This network requires capacitance and inductance in small size and also it acts as a second order filter.

Assuming that quasi impedance network inductors $L_{i1}$ and $L_{i2}$—and capacitors $C_{i1}$ and $C_{i2}$ have same inductance (L) and capacitor (C) respectively, the quasi impedance source network becomes symmetrical. Using symmetry condition and equivalent circuit, we have

$$V_{ci1} = V_{ci2} = V_c ; V_{Li1} = V_{Li2} = V_L$$

(1)

By observation of quasi impedance source dc-dc converter, the shoot through zero state for an interval of shoot through state interval $T_{ST}$ during a switching cycle $T_s$—can be reduces to the equivalent circuit, Fig. 2 has

$$V_L = V_c ; V_d = 2V_c ; V_i = 0$$

(2)

Consider that the quasi Z source Inverter Bridge in any one of non shoot through states for an interval of $T_{NST}$.

Hence from the equivalent circuit, Fig. 1 has

$$V_L + V_c = V_{in} ; V_L = V_{in} - V_c ; V_d = V_{in}$$

$$V_i = V_c - V_L = 2V_c - V_{in}$$

(3)

Where $V_{in}$ is input dc voltage.

The average inductor over one switching period ($T_S$)Should be zero, from equation (2) and (3), we get

$$V_L = \frac{T_{ST}V_c + T_{NST}(V_{in} - V_c)}{T_S} = 0$$

(4)

or

$$\frac{V_c}{V_{in}} = \frac{T_{NST}}{T_{NST} - T_{ST}}$$

(5)

Across the inverter bridge, average dc link voltage can be found as follows,

$$V_i = \frac{T_{NST}}{T_{NST} - T_{ST}}V_{in} = V_c$$

(6)

Similarly, from (3), the maximum dc link voltage across Inverter Bridge can be rewritten as,

$$V_i = V_c - V_L = 2V_c - V_{in} = \frac{T_s}{T_{NST} - T_{ST}}V_{in} = BV_{in}$$

(7)

Where $T_{ST} = $ Duration of shoot through state  
$T_{NST} = $ Duration of non shoot through state  
$T_s = $ operating period i.e. switching cycle
\[ T_S = T_{ST} + T_{NST} \]  \hspace{1cm} (8)

\[ B = \frac{T_S}{T_{NST}-T_{ST}} = \frac{1}{1 - \frac{T_{ST}(1+n)}{T_S}} \geq 1 \]  \hspace{1cm} (9)

Where \( n \) is number of stages

If \( n = 1 \) for traditional QZSI that is for single stage QZSI

\[ B = \frac{1}{1 - 2D_{ST}} \geq 1 \]  \hspace{1cm} (10)

DST is duty cycle of the shoot through state

\[ D_{ST} = \frac{T_{ST}}{T_S} \]  \hspace{1cm} (11)

The modulation index of QZS main circuit will be decreased to a very low level and it can be expressed as,

\[ M \leq (1 - D_{ST}) \]

Where \( M \) is modulation index

\[ M = \frac{\text{Amplitude of Modulation Waveform}}{\text{Amplitude of Carrier Waveform}} \]

From (7),

\[ V_i = B \cdot V_{in} \]  \hspace{1cm} (12)

The equivalent dc link voltage of inverter is the maximum dc link voltage. Hence, the phase voltage of QZS inverter can be expressed as,

\[ V_{dc} = V_i \]  \hspace{1cm} (13)

\[ V_{dc} = B \cdot V_{in} \]  \hspace{1cm} (14)

Resulting from shoot through state \( B \) is the boost factor. The equivalent dc link voltage of inverter is the maximum dc link voltage. Hence, phase voltage of QZS inverter can be expressed as,

\[ V_{dc} = M \cdot \frac{V_i}{2} \]  \hspace{1cm} (15)

Using equation (7) & (12), equivalent dc link of inverter can be further expressed as,

\[ V_{ac} = M \cdot B \cdot \frac{V_{in}}{2} \]  \hspace{1cm} (16)

Above equation further expressed as in terms of buck-boost factor

\[ V_{ac} = B_{BB} \cdot \frac{V_{in}}{2} \]  \hspace{1cm} (17)

Where \( B_{BB} \) is buck boost factor

\[ B_{BB} = M \cdot B = (0 \approx \alpha) \]  \hspace{1cm} (18)
The QZSI based dc-dc converter starts to function as traditional VS based dc-dc converter without shoot through condition, when input voltage is high enough, thus performing only buck function of the input voltage. From (1), (5) & (10), the capacitor voltage can be expressed as,

\[ V_{c1} = V_{c2} = V_c = \frac{(1 - D_{ST})}{(1 - 2D_{ST})} V_{in} \] (19)

Note that the Boost factor B in (10) can be controlled by shoot through duty cycle \( D_{ST} \) which can be decided by interval of shoot through time \( T_{ST} \). Also, buck boost factor \( B_{BB} \) is determined by the modulation index \( M \) and boost factor B. In simple boost method Pulse Width Modulation (PWM) techniques the modulation index \( M \) can be determined by the ratio of the amplitude of the modulation waveform to amplitude of the carrier waveform.

The voltage conversion ratio of QZS inverter can be expressed as,

\[ G = \frac{V_{ac}}{V_{in}} = \frac{M.B}{2} \]
\[ G = \frac{V_{ac}}{V_{in}} = M.B \] (20)

Hence From (1) & (14), the quasi impedance network can perform the step-up dc–dc conversion from \( V_{in} \) to \( V_{dc} \), thus the numerical condition \( D_{ST} \) is limited to,

\[ 0 \leq D_{ST} \leq 0.5 \] (21)

\[ B = \frac{1}{1 - D_{ST}(1 + n)} \geq 1; \text{ Where } n = 2 \text{ for 2 stage} \]

\[ B = \frac{1}{1 - 3D_{ST}} \geq 1 \]
\[ \text{DST} \leq 1/3 \] (22)

3. **SB PWM CONTROL**

The block diagram of gating signal generator is shown in Fig. 4. The various input pulses such as sinusoidal and ramp is compared with relational operator. The Pulse Width Modulation (PWM) signals are generated and part of output is inverted through logic gates to perform the control process of active and zero states. Thus, inverted output signal is given to thyristor switches \( T_1 \) and \( T_3 \) to turn ON. The relational operators used to analysis and compare the amplitude of various signals given as an input. The Pulse Width Modulation (PWM) with logic gates and comparator provides the control circuit for active and zero states.

The OR gates are used to perform addition of active and shoot-through states. Therefore, switches \( S_2 \) and \( S_4 \) get operated according to the gating signals. The shoot through states is controlled by comparator signals. The control from PWM signal is given as the input to logic gates which operates the switches. The upper and lower level signals output are compared with the help of comparator. The output from comparator is given to logic OR3 and given as one of the input to OR1 and OR2. The resultant is used to operate switches S2 and S4. The generation of shoot through pulses are given by Fig. 5.

The upper and lower shoots through pulses generated are shown in figure. The peak of pulses is produced with reference DC line voltages. The lower and upper shoot through pulses are generated by comparing with the reference signal or saw tooth waveform. The lower shoot through pulses are produced as a intermediate pulses of upper shoot through pulses. These waves are modified and combined in order to reduce
Figure 4: Generalized Block Diagram of Gating Signal Generator

Figure 5: Generation of Upper And Lower Shoot Through Pulses

Figure 6: Pulses of Various Switches
cost and reliability. Thus, the efficiency of power conversion can be greatly increased. In Fig. 6 various ($S_1$, $S_2$, $S_3$ & $S_4$) pulses are generated based on input given by the gate signal. At any instant two pulses starts at same time period and remaining two pulse remains in zero position for small interval of time.

4. SIMULATION RESULTS AND DISCUSSION

The parameters used in simulation are shown in Table.1 by using parameters during simulation, the results are taken for various operating condition for boost factor and voltage gain. The simulation results for single stage qzsi converter and cascaded stage qzsl converter are shown in the Table 2 and Table 3 respectively. By using various duty cycle ratio and modulation index condition, the results are taken for simple boost control condition.

<table>
<thead>
<tr>
<th>Table 1</th>
<th>Simulation Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$</td>
<td>40V</td>
</tr>
<tr>
<td>$L_1$, $L_2$ &amp; $L_3$</td>
<td>3 m H</td>
</tr>
<tr>
<td>$C_1$ &amp; $C_2$</td>
<td>20 µF</td>
</tr>
<tr>
<td>$C_3$ &amp; $C_4$</td>
<td>20 µF</td>
</tr>
<tr>
<td>$C_0$</td>
<td>20 µF</td>
</tr>
<tr>
<td>$L_0$</td>
<td>0.2 m H</td>
</tr>
<tr>
<td>$R_0$</td>
<td>47Ω</td>
</tr>
<tr>
<td>$f_s$</td>
<td>47.66KHz</td>
</tr>
<tr>
<td>$D_{st}$</td>
<td>0.205</td>
</tr>
<tr>
<td>$V_{dc}$</td>
<td>100V</td>
</tr>
<tr>
<td>$I_{dc}$</td>
<td>2.1A</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 2</th>
<th>Simulation Results For Boost Factor And Voltage Gain In Various Operating Condition For Single Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{in}$</td>
<td>$D_{st}$</td>
</tr>
<tr>
<td>40V</td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td>0.2</td>
</tr>
<tr>
<td></td>
<td>0.205</td>
</tr>
<tr>
<td></td>
<td>0.25</td>
</tr>
<tr>
<td></td>
<td>0.3</td>
</tr>
<tr>
<td></td>
<td>0.4</td>
</tr>
<tr>
<td></td>
<td>0.45</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 3</th>
<th>Simulation Results For Boost Factor And Voltage Gain In Various Operating Condition For Two Stage</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>$D_{st}$</td>
</tr>
<tr>
<td>40</td>
<td>0.1</td>
</tr>
<tr>
<td></td>
<td>0.2</td>
</tr>
<tr>
<td></td>
<td>0.205</td>
</tr>
<tr>
<td></td>
<td>0.25</td>
</tr>
<tr>
<td></td>
<td>0.3</td>
</tr>
</tbody>
</table>
As in [8], $V_{in} = 40V$, $D_S = 0.25; M = 0.75$ showed that the qzsI provide the voltage gain of $B_{\text{max}} = 2$ for both the shoot through generation during freewheeling state and zero states. When using a generation of shoot through state by overlapping method for cascaded qzsI as shown in [9], to produce an output voltage 80V, the demanded voltage boost is $B_{\text{max}} = 2$ for the shoot through duty ratio $D_S = 0.167$, modulation index $M = 0.833$. Mat lab simulation compares it with the cascaded qzsI in [7], when using the SB control method the following simulation parameters are selected for the converters $L_1 = L_2 = L_3 = 3mH$, $C_1 = C_2 = C_3 = C_4 = 20uF$, $R = 47\Omega$.

To demonstrate the waveforms the input voltage is set to $40V$, switching frequency was $f_s = 47.6KHz$.

To produce same 100V dc output voltage with the SB control of proposed control of cascaded converters with input voltage $V_{in} = 40$, shoot through duty ratio $D_{ST} = 0.205$, modulation index $M = 0.795$ with voltage gain $G = 2.5$ and the boost factor $B = 2.597$ in the simulation. As in single stage qzs converter same output voltage was obtained for the duty cycle $D_{ST} = 0.3$, $M = 0.7$ with reduced voltage stress spike across the impedance network capacitance.

Figure 7: Simulated waveforms of DC Output Voltage Output Current for input voltage $V_{in} = 40V; D_{ST} = .205; M = 0.795$

5. VOLTAGE STRESS

One can increase the shoot through duty ratio or the modulation index, to increase voltage gain of the qzsI. Table 4 & 5 shows the simulation result for the case study. It can be shown in Fig. 9, the qzsi ensuring the increased voltage boost of $B = 2.597$ and voltage gain $G = 2.5$ with the Shoot through duty ratio $D_{ST} = 0.205$. Thus the capacitor voltage $V(C1)$, $V(C2)$, $V(C3)$, $V(C4)$ were 69.5V, 44.5V, 89V, 24V respectively. Which is almost match with the calculated values. Table 4 show the voltage stress across the various capacitors for the various shoot through duty ratio $D_{ST}$ for $n = 2$

\[ V_{c1} = V_{in} \frac{(1-2D_{ST})}{(1-(1+n)D_{ST})} = 61.5V \]  
(23)

\[ V_{c2} = V_{in} \frac{2D_{ST}}{(1-(1+n)D_{ST})} = 42.59V \]  
(24)

\[ V_{c3} = V_{in} \frac{(1-D_{ST})}{(1-(1+n)D_{ST})} = 82.59V \]  
(25)
\[ V_{c1} = V_{in} \frac{D_S}{(1-(1+n)D_{ST})} = 21.29V; \]  

(26)

Thus (27) has to be get a hold to the boost method engaged [1]

Simple boost:

\[ M \leq (1-D_{ST}) \]  

(27)

Symbol \( D_{ST} \) is used to involve a steady state. As a outcome, altering \( D_{ST} \) or \( M \) will force a constraint on the other factor, which make matters worse and challenging to design the controller. Because of escalating voltage stress across devices, which results in elevated component rating for a large \( D_{ST} \) but a small \( M \).

Notice that, the crest phase voltage of the inverter in steady state, can be written as

\[ V_{p-crest} = \frac{1}{2} \frac{V_{in}}{(1-2D_{ST})} M \]  

(28)

the correlation between the input voltage and the capacitor voltage can be expressed as (26) by (28) and Dividing (23) to (26) by (28) results in

\[ \frac{V_{c1}}{V_{p-crest}} \geq 2 \frac{(1-2D_{ST})}{M} \]  

(29)

\[ \frac{V_{c2}}{V_{p-crest}} \geq 2 \frac{4D_{ST}}{M} \]  

(30)

\[ \frac{V_{c3}}{V_{p-crest}} \geq 2 \frac{(1-D_{ST})}{M} \]  

(31)

\[ \frac{V_{c4}}{V_{p-crest}} \geq 2 \frac{D_{ST}}{M} \]  

(32)

Referring to (27) & (29) to (32) the capacitor voltage inequality for SB control technique can be derived as

\[ V_{C1} \geq 2 \frac{(1-2D_{ST})}{M} V_{p-crest}; \quad 0.1 \leq D_{ST} \leq \frac{1}{n} \]  

(33)

\[ V_{C2} \geq 4 \frac{D_{ST}}{M} V_{p-crest}; \quad 0.2 \leq D_{ST} \leq \frac{1}{n} \]  

(34)

\[ V_{C3} \geq 2 \frac{(1-D_{ST})}{M} V_{p-crest}; \quad 0.1 \leq D_{ST} \leq \frac{1}{n} \]  

(35)

\[ V_{C4} \geq 2 \frac{D_{ST}}{M} V_{p-crest}; \quad D_{ST} = \frac{1}{n} \]  

(36)

Where \( n \) is considered as a no of stages, in this paper \( n = 2 \) for cascaded qZS network as described equation (33) to (36) involve that ,the voltage across various capacitance \( V_{c1} \) to \( V_{c4} \) above the \( V_{p-crest} \) at the most within the given shoot through duty ratio. It lead to lowest voltage stress across devices with the range of \( D_{ST} \) as mentioned in the equation from equation (33) to (36), that can be shown in Fig. 9a & 9b
Figure 8: Simulated waveforms of operating voltage of capacitor L1, L2, & L3 during the minimum input voltage $V_{in} = 40V; D_s = 0.205$.

Figure 9a: Simulated waveforms of operating voltage of capacitor C1, C2, C3 & C4 during the minimum input voltage $V_{in} = 40V; D_{st} = 0.205$ (b) Zoom in view
Table 4
Calculated & Simulated various Capacitor Voltages For Various Shoot Through Duty Cycle For Two Stage

<table>
<thead>
<tr>
<th>Vc</th>
<th>mode</th>
<th>Dst =0.1</th>
<th>Dst =0.2</th>
<th>Dst =0.205</th>
<th>Dst =0.25</th>
<th>Dst =0.3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vc1</td>
<td>cal</td>
<td>45.69</td>
<td>60</td>
<td>61.5</td>
<td>80</td>
<td>160</td>
</tr>
<tr>
<td></td>
<td>sim</td>
<td>53.8</td>
<td>57.7</td>
<td>69.5</td>
<td>72</td>
<td>165</td>
</tr>
<tr>
<td>Vc2</td>
<td>cal</td>
<td>45.7</td>
<td>40</td>
<td>42.59</td>
<td>80</td>
<td>160</td>
</tr>
<tr>
<td></td>
<td>sim</td>
<td>19.3</td>
<td>33.6</td>
<td>44.5</td>
<td>77</td>
<td>175.3</td>
</tr>
<tr>
<td>Vc3</td>
<td>cal</td>
<td>51.43</td>
<td>80</td>
<td>82.59</td>
<td>120</td>
<td>280</td>
</tr>
<tr>
<td></td>
<td>sim</td>
<td>59.4</td>
<td>72.36</td>
<td>89</td>
<td>117</td>
<td>216.1</td>
</tr>
<tr>
<td>Vc4</td>
<td>cal</td>
<td>5.71</td>
<td>20</td>
<td>21.29</td>
<td>40</td>
<td>120</td>
</tr>
<tr>
<td></td>
<td>sim</td>
<td>14.5</td>
<td>18.94</td>
<td>24</td>
<td>38</td>
<td>128.1</td>
</tr>
</tbody>
</table>

Table 5
Comparisons of Capacitor Voltages For Various Shoot Through Duty Cycle For Single Stage and Two stage

<table>
<thead>
<tr>
<th>Vc</th>
<th>stage</th>
<th>Dst = 0.1</th>
<th>Dst = 0.2</th>
<th>Dst = 0.205</th>
<th>Dst = 0.25</th>
<th>Dst = 0.3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vc1</td>
<td>1</td>
<td>44.8</td>
<td>52.89</td>
<td>54</td>
<td>62</td>
<td>69.5</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>53.8</td>
<td>57.7</td>
<td>42.59</td>
<td>72</td>
<td>165</td>
</tr>
<tr>
<td>Vc2</td>
<td>1</td>
<td>4.9</td>
<td>14.12</td>
<td>4.1</td>
<td>22</td>
<td>29.8</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>19.3</td>
<td>33.6</td>
<td>44.5</td>
<td>77</td>
<td>175.3</td>
</tr>
<tr>
<td>Vc3</td>
<td>1</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>59.4</td>
<td>72.36</td>
<td>89</td>
<td>117</td>
<td>216.1</td>
</tr>
<tr>
<td>Vc4</td>
<td>1</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>14.5</td>
<td>18.94</td>
<td>24</td>
<td>38</td>
<td>128.1</td>
</tr>
</tbody>
</table>

In Fig. 7, we can see that the simulated and boosted output voltage for the input voltage of 40V. From top to bottom in Fig.8 clearly indicate the three inductor current of L1, L2 and L3. Table 4 & 5 shows the simulation result of the capacitor voltage for various shoot through duty cycle that shows the capacitor voltage of (VC1) 69.5V, (VC2) 44.5V, (VC3) 89V, (VC4) 24V for Dst = 0.205 demonstrate the low capacitor requirement in the proposed converter which is lesser or acceptable level compared to that (VC1) 69.5, (VC2) 3V while Dst =0.3 as in the single stage qzsi dc/dc converter.
Furthermore Fig.11 & 12 shows the capacitor voltage simulation outcome that reduced voltage stress across the capacitors with increased voltage gain and boost factor for the same output voltage in support of reduced shoot through duty ratio $D_{ST} = 0.205$ and the modulation index $M=0.795$. Thus the main objective is to reach high efficiency and higher power density with simple structure. This enhanced technique of could be a good solution for the performance of impedance source inverter and promoting their future industrial application.

6. CONCLUSION

The simple boost through PWM scheme is comprehensively analyzed in DC/DC converter and their performances are obtained in simulation. By using quasi ZSI, the energy losses can be greatly reduced in output. While converting ac-dc, it contains energy loss that also reduced in this method. The proposed cascaded quasi Z Source network converter with two transformer, primary rectifier and VDR has a higher modulation index, lower shoot through duty cycle with high output voltage gain, high boost inversion ability and reduced voltage stress flow to the transformer winding and diode when compared with single stage converter for same PWM techniques. If the modulation index is kept fixed voltage spike across the impedance network capacitance are prominently reduced. Further, the output ripples can be reduced by use capacitors to improve the efficiency of output. The Z source inverter based DC/DC can be extended to any topology with suitable rectifier and modulation strategies.

REFERENCES


